[Intel-gfx] [PATCH 3/7] drm/i915: Treat PCH eDP like DP in most places
ajax at redhat.com
Wed Nov 2 14:16:39 PDT 2011
On 11/2/11 5:13 PM, Keith Packard wrote:
> On Wed, 02 Nov 2011 16:35:51 -0400, Adam Jackson<ajax at redhat.com> wrote:
>> It is? The DP 1.1a text for lane count is "For Rev.1.1, only the
>> following three values are supported. All other values are reserved."
> Yeah, if you look at the MAX_LINK_RATE field, we assume that it has a
> useful value. I'll bet they were thinking of letting the spec support
> things like alternate clock rates or 3 lanes or something, and the 1.1
> version just tied things down to allow only sensible values there.
> How about we just always use the DPCD value?
Reviewed-by: Adam Jackson <ajax at redhat.com>
More information about the dri-devel