<html>
<head>
<base href="https://bugs.freedesktop.org/" />
</head>
<body>
<p>
<div>
<b><a class="bz_bug_link
bz_status_NEEDINFO "
title="NEEDINFO --- - [ilk regression] gpu hangs on ironlake with 3.6 + -next + -fixes code"
href="https://bugs.freedesktop.org/show_bug.cgi?id=55984#c127">Comment # 127</a>
on <a class="bz_bug_link
bz_status_NEEDINFO "
title="NEEDINFO --- - [ilk regression] gpu hangs on ironlake with 3.6 + -next + -fixes code"
href="https://bugs.freedesktop.org/show_bug.cgi?id=55984">bug 55984</a>
from <span class="vcard"><a class="email" href="mailto:chris@chris-wilson.co.uk" title="Chris Wilson <chris@chris-wilson.co.uk>"> <span class="fn">Chris Wilson</span></a>
</span></b>
<pre>xf86-video-intel commit 736b89504a32239a0c7dfb5961c1b8292dd744bd
Author: Chris Wilson <<a href="mailto:chris@chris-wilson.co.uk">chris@chris-wilson.co.uk</a>>
Date: Sun Dec 30 10:32:18 2012 +0000
uxa: Align surface allocations to even tile rows
Align surface sizes to an even number of tile rows to cater for sampler
prefetch. If we read beyond the last page we may catch the PTE in a
state of flux and trigger a GPU hang. Also detected by enabling invalid
PTE access checking.
References: <a class="bz_bug_link
bz_status_NEEDINFO "
title="NEEDINFO --- - [965gm regression] Black screen when under high load on kernel 3.7 (was OK on 3.6)"
href="show_bug.cgi?id=56916">https://bugs.freedesktop.org/show_bug.cgi?id=56916</a>
References: <a class="bz_bug_link
bz_status_NEEDINFO "
title="NEEDINFO --- - [ilk regression] gpu hangs on ironlake with 3.6 + -next + -fixes code"
href="show_bug.cgi?id=55984">https://bugs.freedesktop.org/show_bug.cgi?id=55984</a>
Signed-off-by: Chris Wilson <<a href="mailto:chris@chris-wilson.co.uk">chris@chris-wilson.co.uk</a></pre>
</div>
</p>
<hr>
<span>You are receiving this mail because:</span>
<ul>
<li>You are the QA Contact for the bug.</li>
</ul>
</body>
</html>