<html>
    <head>
      <base href="https://bugs.freedesktop.org/" />
    </head>
    <body><span class="vcard"><a class="email" href="mailto:jinxianx.guo@intel.com" title="Guo Jinxian <jinxianx.guo@intel.com>"> <span class="fn">Guo Jinxian</span></a>
</span> changed
              <a class="bz_bug_link 
          bz_status_NEW "
   title="NEW --- - [BYT Regression]igt/kms_flip subcases cause "WARNING: CPU: 0 PID: 3943 at drivers/gpu/drm/i915/intel_dp.c:3092 intel_dp_complete_link_train+0x100/0x27f [i915]()" sporadically"
   href="https://bugs.freedesktop.org/show_bug.cgi?id=80701">bug 80701</a>
        <br>
             <table border="1" cellspacing="0" cellpadding="8">
          <tr>
            <th>What</th>
            <th>Removed</th>
            <th>Added</th>
          </tr>

         <tr>
           <td style="text-align:right;">Keywords</td>
           <td>bisect_pending
           </td>
           <td>
                
           </td>
         </tr></table>
      <p>
        <div>
            <b><a class="bz_bug_link 
          bz_status_NEW "
   title="NEW --- - [BYT Regression]igt/kms_flip subcases cause "WARNING: CPU: 0 PID: 3943 at drivers/gpu/drm/i915/intel_dp.c:3092 intel_dp_complete_link_train+0x100/0x27f [i915]()" sporadically"
   href="https://bugs.freedesktop.org/show_bug.cgi?id=80701#c1">Comment # 1</a>
              on <a class="bz_bug_link 
          bz_status_NEW "
   title="NEW --- - [BYT Regression]igt/kms_flip subcases cause "WARNING: CPU: 0 PID: 3943 at drivers/gpu/drm/i915/intel_dp.c:3092 intel_dp_complete_link_train+0x100/0x27f [i915]()" sporadically"
   href="https://bugs.freedesktop.org/show_bug.cgi?id=80701">bug 80701</a>
              from <span class="vcard"><a class="email" href="mailto:jinxianx.guo@intel.com" title="Guo Jinxian <jinxianx.guo@intel.com>"> <span class="fn">Guo Jinxian</span></a>
</span></b>
        <pre>bfafe93a1cd466ef318b7e5f6c65f59aee147791 is the first bad commit
commit bfafe93a1cd466ef318b7e5f6c65f59aee147791
Author:     Imre Deak <<a href="mailto:imre.deak@intel.com">imre.deak@intel.com</a>>
AuthorDate: Thu Jun 5 20:31:47 2014 +0300
Commit:     Jani Nikula <<a href="mailto:jani.nikula@intel.com">jani.nikula@intel.com</a>>
CommitDate: Mon Jun 23 10:02:03 2014 +0300


    drm/i915: cache hw power well enabled state

    Jesse noticed that the punit communication needed to query the VLV power
    well status can cause substantial delays. Since we can query the state
    frequently, for example during I2C transfers, maintain a cached version
    of the HW state to get rid of this delay.

    This fixes at least one reported regression where boot time increased by
    ~4 seconds due to frequent power well state queries on VLV during eDP
    EDID read.

    This regression has been introduced in

    commit bb4932c4f17b68f34645ffbcf845e4c29d17290b
    Author: Imre Deak <<a href="mailto:imre.deak@intel.com">imre.deak@intel.com</a>>
    Date:   Mon Apr 14 20:24:33 2014 +0300

        drm/i915: vlv: check port power domain instead of only D0 for eDP VDD
on

    Reported-by: Jesse Barnes <<a href="mailto:jesse.barnes@intel.com">jesse.barnes@intel.com</a>>
    Signed-off-by: Imre Deak <<a href="mailto:imre.deak@intel.com">imre.deak@intel.com</a>>
    Reviewed-by: Jesse Barnes <<a href="mailto:jbarnes@virtuousgeek.org">jbarnes@virtuousgeek.org</a>>
    Signed-off-by: Daniel Vetter <<a href="mailto:daniel.vetter@ffwll.ch">daniel.vetter@ffwll.ch</a>>

:040000 040000 fbc81acdbc7a7c97390719fc5d5d71fb24e11901
3663f8be487a862dd1c710521a17b2c61a6963c5 M   drivers</pre>
        </div>
      </p>
      <hr>
      <span>You are receiving this mail because:</span>
      
      <ul>
          <li>You are the QA Contact for the bug.</li>
          <li>You are on the CC list for the bug.</li>
      </ul>
    </body>
</html>