<html>
<head>
<base href="https://bugs.freedesktop.org/" />
</head>
<body><span class="vcard"><a class="email" href="mailto:lei.a.liu@intel.com" title="liulei <lei.a.liu@intel.com>"> <span class="fn">liulei</span></a>
</span> changed
<a class="bz_bug_link
bz_status_ASSIGNED "
title="ASSIGNED --- - [BSW Regression]System fails to find eDP monitor."
href="https://bugs.freedesktop.org/show_bug.cgi?id=84265">bug 84265</a>
<br>
<table border="1" cellspacing="0" cellpadding="8">
<tr>
<th>What</th>
<th>Removed</th>
<th>Added</th>
</tr>
<tr>
<td style="text-align:right;">Keywords</td>
<td>bisect_pending
</td>
<td>bisected
</td>
</tr></table>
<p>
<div>
<b><a class="bz_bug_link
bz_status_ASSIGNED "
title="ASSIGNED --- - [BSW Regression]System fails to find eDP monitor."
href="https://bugs.freedesktop.org/show_bug.cgi?id=84265#c6">Comment # 6</a>
on <a class="bz_bug_link
bz_status_ASSIGNED "
title="ASSIGNED --- - [BSW Regression]System fails to find eDP monitor."
href="https://bugs.freedesktop.org/show_bug.cgi?id=84265">bug 84265</a>
from <span class="vcard"><a class="email" href="mailto:lei.a.liu@intel.com" title="liulei <lei.a.liu@intel.com>"> <span class="fn">liulei</span></a>
</span></b>
<pre>According my bisect, it's a complex issue.
+--------------------------------------+------------+
| commit | status | date |
+--------------------------------------+ early |
| 7895a81d | works | | |
+--------------------------------------+ | |
| d7f25f23 | render error | | |
+--------------------------------------+ | |
| c8f7a0db | render error + hang | | |
+--------------------------------------+ | |
| 84fd4f4e | Black screen + hang | | |
+--------------------------------------+ \|/ |
| d2152b25 | Black screen | latest |
+---------------------------------------------------+
All commits above table except first one are first bad commit. I list commit
detail.
commit d2152b2524a96e6cb71097ea26c2e7c3f9e3ee12
Author: Ville Syrjälä <<a href="mailto:ville.syrjala@linux.intel.com">ville.syrjala@linux.intel.com</a>>
AuthorDate: Mon Apr 28 14:15:24 2014 +0300
Commit: Daniel Vetter <<a href="mailto:daniel.vetter@ffwll.ch">daniel.vetter@ffwll.ch</a>>
CommitDate: Tue May 20 15:43:18 2014 +0200
drm/i915/chv: Set soft reset override bit for data lane resets
The bits we've been setting so far only progagate the reset singal to
the data lanes. To actaully force the reset signal we need to set another
override bit.
v2: Fix mispalced ';' (Mika)
commit 84fd4f4e18885fc6b4a00f222040f24727b52514
Author: Rafael Barbalho <<a href="mailto:rafael.barbalho@intel.com">rafael.barbalho@intel.com</a>>
AuthorDate: Mon Apr 28 14:00:42 2014 +0300
Commit: Daniel Vetter <<a href="mailto:daniel.vetter@ffwll.ch">daniel.vetter@ffwll.ch</a>>
CommitDate: Tue May 20 15:22:36 2014 +0200
drm/i915/chv: Add CHV display support
Add support for the third pipe in cherrview
v2: Don't use spaces for indentation (Jani)
Wrap long lines
commit c8f7a0dbd7bfb9719d281407587f78c84f0411e6
Author: Daniel Vetter <<a href="mailto:daniel.vetter@ffwll.ch">daniel.vetter@ffwll.ch</a>>
AuthorDate: Thu Apr 24 23:55:04 2014 +0200
Commit: Daniel Vetter <<a href="mailto:daniel.vetter@ffwll.ch">daniel.vetter@ffwll.ch</a>>
CommitDate: Mon May 19 15:31:06 2014 +0200
drm/i915: Inline set_base into crtc_mode_set
A lot of the code in set_base is uncessary when the crtc is off, so we
can get rid of it all. Also, we don't need to call the fbc/psr update
functions since the crtc enable/disable hooks do that already.
The only things we really need are:
- Pin the new framebuffer and potentially unpin the old framebuffer
(if the crtc has been on and we only change the configuration).
- Update the plane registers.
The first step will move out of platform code with the very next
patch.
v2: Don't forget about haswell ...
commit d7f25f23d2e0c7898c95b2a6fd84f6358588de48
Author: Damien Lespiau <<a href="mailto:damien.lespiau@intel.com">damien.lespiau@intel.com</a>>
AuthorDate: Thu May 8 22:19:40 2014 +0300
Commit: Daniel Vetter <<a href="mailto:daniel.vetter@ffwll.ch">daniel.vetter@ffwll.ch</a>>
CommitDate: Tue May 13 14:13:22 2014 +0200
drm/i915/chv: Implement stolen memory size detection
CHV uses the same bits as SNB/VLV to code the Graphics Mode Select field
(GFX stolen memory size) with the addition of finer granularity modes:
4MB increments from 0x11 (8MB) to 0x1d.
Values strictly above 0x1d are either reserved or not supported.
v2: 4MB increments, not 8MB. 32MB has been omitted from the list of new
values (Ville Syrjälä)
v3: Also correctly interpret GGMS (GTT Graphics Memory Size) (Ville
Syrjälä)
v4: Don't assign a value that needs 20bits or more to a u16 (Rafael
Barbalho)
[vsyrjala: v5: Split the early quirks to another patch]</pre>
</div>
</p>
<hr>
<span>You are receiving this mail because:</span>
<ul>
<li>You are the QA Contact for the bug.</li>
<li>You are on the CC list for the bug.</li>
<li>You are the assignee for the bug.</li>
</ul>
</body>
</html>