<html>
<head>
<base href="https://bugs.freedesktop.org/" />
</head>
<body><table border="1" cellspacing="0" cellpadding="8">
<tr>
<th>Bug ID</th>
<td><a class="bz_bug_link
bz_status_NEW "
title="NEW - [ILK/SNB/BYT Bisected]672e7b7 drm/i915: Don't continually defer the hangcheck"
href="https://bugs.freedesktop.org/show_bug.cgi?id=86643">86643</a>
</td>
</tr>
<tr>
<th>Summary</th>
<td>[ILK/SNB/BYT Bisected]672e7b7 drm/i915: Don't continually defer the hangcheck
</td>
</tr>
<tr>
<th>Product</th>
<td>DRI
</td>
</tr>
<tr>
<th>Version</th>
<td>XOrg git
</td>
</tr>
<tr>
<th>Hardware</th>
<td>Other
</td>
</tr>
<tr>
<th>OS</th>
<td>All
</td>
</tr>
<tr>
<th>Status</th>
<td>NEW
</td>
</tr>
<tr>
<th>Severity</th>
<td>normal
</td>
</tr>
<tr>
<th>Priority</th>
<td>medium
</td>
</tr>
<tr>
<th>Component</th>
<td>DRM/Intel
</td>
</tr>
<tr>
<th>Assignee</th>
<td>intel-gfx-bugs@lists.freedesktop.org
</td>
</tr>
<tr>
<th>Reporter</th>
<td>jinxianx.guo@intel.com
</td>
</tr>
<tr>
<th>QA Contact</th>
<td>intel-gfx-bugs@lists.freedesktop.org
</td>
</tr>
<tr>
<th>CC</th>
<td>intel-gfx-bugs@lists.freedesktop.org
</td>
</tr></table>
<p>
<div>
<pre>==System Environment==
--------------------------
Regression: Yes
Non-working platforms: ILK SNB BYT
==kernel==
--------------------------
origin/drm-intel-nightly: 0f8cb1fb8e01c53f9ad47344e9448d72df49fcf2
drm-intel-nightly: 2014y-11m-21d-19h-18m-03s UTC integration manifest
==Bug detailed description==
(ILK)igt/drv_missed_irq_hang PASS->TIMEOUT
(SNB)igt/drv_missed_irq_hang PASS->TIMEOUT
(BYT)igt/drv_missed_irq_hang PASS->TIMEOUT
==Reproduce steps==
----------------------------
1. ./drv_missed_irq_hang
==Bisect results from PRTS==
----------------------------
Bisect shows: 672e7b7c1849c904b2c55185906b3940843c55c6 is the first bad commit
commit 672e7b7c1849c904b2c55185906b3940843c55c6
Author: Chris Wilson <<a href="mailto:chris@chris-wilson.co.uk">chris@chris-wilson.co.uk</a>>
AuthorDate: Wed Nov 19 09:47:19 2014 +0000
Commit: Daniel Vetter <<a href="mailto:daniel.vetter@ffwll.ch">daniel.vetter@ffwll.ch</a>>
CommitDate: Wed Nov 19 11:44:50 2014 +0100
drm/i915: Don't continually defer the hangcheck
With multiple rings, we may continue to render on the blitter whilst
executing an infinite shader on the render ring. As we currently, rearm
the timer with each execbuf, in this scenario the hangcheck will never
fire and we will never detect the lockup on the render ring. Instead,
only arm the timer once per hangcheck, so that hangcheck runs more
frequently.
v2: Rearrange code to avoid triggering a BUG_ON in add_timer from
softirq context.
Testcase: igt/gem_reset_stats/defer-hangcheck*
Bugzilla: <a class="bz_bug_link
bz_status_RESOLVED bz_closed"
title="RESOLVED FIXED - [SNB+]igt/gem_reset_stats/defer-hangcheck-blt fails"
href="show_bug.cgi?id=86225">https://bugs.freedesktop.org/show_bug.cgi?id=86225</a>
Signed-off-by: Chris Wilson <<a href="mailto:chris@chris-wilson.co.uk">chris@chris-wilson.co.uk</a>>
Cc: Mika Kuoppala <<a href="mailto:mika.kuoppala@intel.com">mika.kuoppala@intel.com</a>>
Reviewed-by: Mika Kuoppala <<a href="mailto:mika.kuoppala@intel.com">mika.kuoppala@intel.com</a>>
Signed-off-by: Daniel Vetter <<a href="mailto:daniel.vetter@ffwll.ch">daniel.vetter@ffwll.ch</a>></pre>
</div>
</p>
<hr>
<span>You are receiving this mail because:</span>
<ul>
<li>You are the QA Contact for the bug.</li>
<li>You are on the CC list for the bug.</li>
<li>You are the assignee for the bug.</li>
</ul>
</body>
</html>