[Intel-gfx] [PATCH] drm/i915: render p-state support for Sandybridge

Jesse Barnes jbarnes at virtuousgeek.org
Fri Dec 10 18:46:45 CET 2010


On Fri, 10 Dec 2010 09:37:00 +0000
Chris Wilson <chris at chris-wilson.co.uk> wrote:

> On Thu, 9 Dec 2010 15:00:46 -0800, Jesse Barnes <jbarnes at virtuousgeek.org> wrote:
> > Note: this patch is just for comments/testing, it should not be
> > integrated at this time.
> 
> So that's what drps stands for: dynamic render P-states! Jesse, at the
> very least shouldn't we apply the s/HAS_PCH_SPLIT/IS_GEN5/ in order not
> to be poking gen5 registers on gen6?
> -Chris

Or add an IS_IRONLAKE macro; that's what I was really looking for.
Will fix.

-- 
Jesse Barnes, Intel Open Source Technology Center



More information about the Intel-gfx mailing list