[Intel-gfx] [PATCH 2/3] drm/i915: Force sync command ordering (Gen6+)
jbarnes at virtuousgeek.org
Wed Dec 7 11:58:05 PST 2011
On Wed, 7 Dec 2011 10:38:41 -0800
Jesse Barnes <jbarnes at virtuousgeek.org> wrote:
> On Wed, 07 Dec 2011 10:35:45 -0800
> Eric Anholt <eric at anholt.net> wrote:
> > On Sat, 22 Oct 2011 19:41:24 -0700, Ben Widawsky <ben at bwidawsk.net> wrote:
> > > The docs say this is required for Gen7, and since the bit was added for
> > > Gen6, we are also setting it there pit pf paranoia. Particularly as
> > > Chris points out, if PIPE_CONTROL counts as a 3d state packet.
> > >
> > > This was found through doc inspection by Ken and applies to Gen6+;
> > >
> > > Cc: Keith Packard <keithp at keithp.com>
> > > Reported-by: Kenneth Graunke <kenneth at whitecape.org>
> > > Signed-off-by: Ben Widawsky <ben at bwidawsk.net>
> > > Reviewed-by: Chris Wilson <chris at chris-wilson.co.uk>
> > > Reviewed-by: Daniel Vetter <daniel.vetter at ffwll.ch>
> > Reviewed-by: Eric Anholt <eric at anholt.net>
> > however, it doesn't appear to help Ivybridge IRQ troubles.
> You could try something like the below to force the use of PIPE_NOTIFY
> instead. Only lightly tested on IVB when we had lots of other bugs, so
> I'm not sure if it works at all.
Though if it's the blit ring hanging, you'd have to try using a
flush_dw notify (if such a thing exists) instead... I don't think the
BLT ring gets much exercise outside Linux so there could well be some
Jesse Barnes, Intel Open Source Technology Center
-------------- next part --------------
A non-text attachment was scrubbed...
Size: 836 bytes
Desc: not available
More information about the Intel-gfx