[Intel-gfx] [PATCH] [WIP] i965: Use up to 80 WM threads on GT2.

[Eric Anholt]

On Mon, 28 Mar 2011 15:22:35 -0700, Ian Romanick <idr at freedesktop.org> wrote:
> -----BEGIN PGP SIGNED MESSAGE-----
> Hash: SHA1
> 
> On 03/28/2011 10:55 AM, Eric Anholt wrote:
> 
> > Here's an idea for an SNB performance improvement from the specs.  It
> > says that on GT2 you should be able to use 80 threads if "WIZ Hashing
> > Disable in GT_MODE register enabled".  On my system (supposedly GT2),
> > that bit (bit 6 of 0x20d0) is unset.  In testing, with intel_reg_write
> > 0x20d0 0x00400040 (it only successfully took once, I suspect due to
> > FORCEWAKE, which also means that I can't necessarily trust that the
> > bit was unset originally), I got only hangs from 3D.
> 
> So, we're currently using too many threads in some cases?  Could this be
> related to bug #35730?  In that case the failure seems to be limited to
> SugarBay.  I believe that's GT1, but I can never get the code names for
> these chips straight.

Nope, note how instead of using that original wm_max_threads value, 40
is hardcoded in the place that should have been using it.
-------------- next part --------------
A non-text attachment was scrubbed...
Name: not available
Type: application/pgp-signature
Size: 197 bytes
Desc: not available
URL: <http://lists.freedesktop.org/archives/intel-gfx/attachments/20110328/5a004485/attachment.sig>