[Intel-gfx] [PATCH 2/3] drm/i915: Rename PIPE_CONTROL bit defines to be less terse.

[Daniel Vetter]

On Tue, Oct 11, 2011 at 04:51:16PM -0700, Ben Widawsky wrote:
> I thought we all agreed that "PIPE_CONTROL_WRITE_FLUSH" doesn't make
> sense for Gen6? Or was that just me agreeing with myself?

I couldn't find any comment of yours to that effect ... :p You'd be much
happier if I add a RENDER_CACHE_FLUSH for gen6+?

Cheers, Daniel
-- 
Daniel Vetter
Mail: daniel at ffwll.ch
Mobile: +41 (0)79 365 57 48