[Intel-gfx] [PULL] drm-intel-next

Daniel Vetter daniel.vetter at ffwll.ch
Wed Dec 11 11:20:05 CET 2013


Hi Dave,

So first pull request for 3.14. A bit later than usual, but it's also been
a really quiet month for feature stuff somehow. Much fewer patches than
usual. Highlights:
- some more ppgtt prep patches from Ben
- a few fbc fixes from Ville
- power well rework from Imre
- vlv forcewake improvements from Deepak S, Ville and Jesse
- a few smaller things all over
- BDW support (by way of backmerging it) from Ben et al.
- Bbacklight rework from Jani.
- Deprecating UMS and AGP legacy support.
- reset_stats ioctl fro ARB robustness support (Mika).
- More VLV patche from Jesse, Ville and Chon Ming Lee.
- A few smaller things.

Please copy the above into the pull request since the tag only contains
the feature list of the last 2 week testing cycle. I haven't figured out
yet whether I could add a new tag with the aggrate changes ...

In my queue I already have a backmerge of -rc3, but that was to be able to
merge some new stuff, not due to excessive conflicts. My next -fixes pull
will have a real conflict with this stuff, but linux-next has seen this
one already.

Cheers, Daniel


The following changes since commit ad40f83f5a89f6d723fd4db424b531f8dd7d3b49:

  Merge branch 'drm-next-3.13' of git://people.freedesktop.org/~agd5f/linux into drm-next (2013-11-14 09:53:15 +1000)

are available in the git repository at:


  git://people.freedesktop.org/~danvet/drm-intel tags/drm-intel-next-2013-11-29

for you to fetch changes up to be46ffd48ba34189336c6fe420ff3370dcd36c60:

  drm/i915: Fix port name in vlv_wait_port_ready() timeout warning (2013-11-29 15:03:04 +0100)

----------------------------------------------------------------
- some more ppgtt prep patches from Ben
- a few fbc fixes from Ville
- power well rework from Imre
- vlv forcewake improvements from Deepak S, Ville and Jesse
- a few smaller things all over

----------------------------------------------------------------
Ben Widawsky (16):
      drm/i915: Require HW contexts (when possible)
      drm/i915/bdw: Add BDW to ULT macro
      drm/i915/bdw: GEN8 backlight support
      drm/i915/bdw: Do gen6 style reset for gen8
      drm/i915/bdw: Free correct number of ppgtt pages
      drm/i915/bdw: Add comment about gen8 HWS PGA
      drm/i915/bdw: Limit GTT to 2GB
      drm/i915/bdw: PIPE_[BC] I[ME]R moved to powerwell
      drm/i915: Fix BDW PPGTT error path
      drm/i915: Add a few missed bits to the mm
      drm/i915: Disallow dynamic ppgtt param modification
      drm/i915: Demote drop_caches_set print
      drm/i915: Removed unused vm args
      drm/i915: Remove defunct ctx switch comments
      drm/i915: Missed dropped VMA conversion
      drm/i915: Move the gtt mm takedown to cleanup

Borislav Petkov (2):
      i915, debugfs: Fix uninitialized warning
      i915, fbdev: Fix Kconfig typo

Chon Ming Lee (4):
      drm/i915/vlv: Workaround a punit issue in DDR data rate for 1333.
      drm/i915/vlv: For i915_cur_delayinfo, the max frequency reporting wrong value.
      drm/i915/vlv: Rename VLV DPIO register to be more structure to match configdb document.
      drm/i915/vlv: Make the vlv_dpio_read/vlv_dpio_write more PHY centric

Chris Wilson (4):
      drm/i915: Initialise min/max frequencies before updating RPS registers
      drm/i915: Hold pc8 lock around toggling pc8.gpu_idle
      drm/i915: Drop forcewake w/a for missed interrupts/seqno on Sandybridge
      drm/i915: Do not attempt to re-enable an unconnected primary plane

Damien Lespiau (1):
      drm/i915: Return a drm_mode_status enum in the mode_valid vfuncs

Daniel Vetter (15):
      drm/i915/ns2501: Rip out the reenable hack
      drm/i915: tune reset dmesg output a bit
      drm/i915: Make AGP=n work even on gen3
      drm/i915: Kill legeacy AGP for gen3 kms
      drm/i915: Deprecated UMS support
      drm/i915: Use for_each_pipe in intel_display_crc_init
      drm/i915: Reject opening of pipe crc files for invalid pipes
      Merge branch 'bdw-fixes' into backlight-rework
      Merge branch 'backlight-rework' into drm-intel-next-queued
      drm/i915: dp aux irq support for g4x/vlv
      drm/i915: remove intel_uncore_clear_errors
      drm/i915: Fix module unloading with DRM_I915_UMS=n
      drm/i915: drop the right force-wake engine in the vlv mmio funcs
      drm/i915: make sparse happy for the new vlv mmio read function
      drm/i915/sdvo: Fix up debug output to not split lines

Deepak S (3):
      drm/i915: Add power well arguments to force wake routines.
      drm/i915/vlv: Valleyview support for forcewake Individual power wells.
      drm/i915: Enabling DebugFS for valleyview forcewake counts

Imre Deak (8):
      drm/i915: add audio power domain
      drm/i915: support for multiple power wells
      drm/i915: add always-on power wells instead of special casing them
      drm/i915: use IS_HASWELL/BROADWELL instead of HAS_POWER_WELL
      drm/i915: don't do BDW/HSW specific powerdomains init on other platforms
      drm/i915: add a default always-on power well
      drm/i915: add a debugfs entry for power domain info
      drm/i915: add intel_display_power_enabled_sw() for use in atomic ctx

Jani Nikula (14):
      drm/i915: clean up backlight conditional build
      drm/i915: make backlight info per-connector
      drm/i915: make asle notifications update backlight on all connectors
      drm/i915: handle backlight through chip specific functions
      drm/i915: fix gen2-gen3 backlight set
      drm/i915: vlv does not have pipe field in backlight registers
      drm/i915: move backlight level setting in enable/disable to hooks
      drm/i915: use the initialized backlight max value instead of reading it
      drm/i915: debug print on backlight register
      drm/i915: gather backlight information at setup
      drm/i915: do full backlight setup at enable time
      drm/i915: remove QUIRK_NO_PCH_PWM_ENABLE
      drm/i915: nuke get max backlight functions
      drm/i915: do not save/restore backlight registers in KMS

Jesse Barnes (11):
      drm/i915: add bunit read/write routines
      drm/i915: move VLV DDR freq fetch into init_clock_gating
      drm/i915/vlv: modeset_global_* for VLV v7
      drm/i915/vlv: split CCK and DDR freq usage
      drm/i915/vlv: fixup DDR freq detection per Punit spec
      drm/i915: drop duplicate ggtt vma list add in setup_global_gtt
      drm/i915: split fb allocation and initialization v2
      drm/i915: protect HSW power well check with IS_HASWELL in redisable_vga
      drm/i915/vlv: use a lower RC6 timeout on VLV
      drm/i915/vlv: use parallel context restore when coming out of RC6
      drm/i915: drop DRM_ERROR in intel_fbdev init

Mika Kuoppala (3):
      drm/i915: add i915_reset_count
      drm/i915: add i915_get_reset_stats_ioctl
      drm/i915: check i915_get_reset_stats_ioctl args

Paulo Zanoni (1):
      drm/i915: reuse WRPLL when possible

Ville Syrjälä (17):
      drm/i915: Sanitize prepare_pipes after valleyview_modeset_global_pipes()
      drm/i915: Improve vlv_gpu_freq() and vlv_freq_opcode()
      drm/i915: Pass dev_priv to vlv_gpu_freq() and vlv_freq_opcode()
      drm/i915: Fix gen3/4 vblank counter wraparound
      drm/i915: Use frame counter for intel_wait_for_vblank() on CTG
      drm/i915: Kill vlv_update_rps_cur_delay()
      drm/i915: Use clamp_t() when limiting cur_delay
      drm/i915: Make AGP support optional
      drm/i915: Limit FBC flush to post batch flush
      drm/i915: Emit SRM after the MSG_FBC_REND_STATE LRI
      drm/i915: Set has_fbc=true for all SNB+, except VLV
      drm/i915: Use plane_name() in gen7_enable_fbc()
      drm/i915: Enable pipe gamma for sprites
      drm/i915: Don't set the fence number in DPFC_CTL on SNB
      drm/i915: Report all GTFIFODBG errors
      drm/i915: Fix GT wake FIFO free entries for VLV
      drm/i915: Fix port name in vlv_wait_port_ready() timeout warning

 drivers/char/Makefile                      |   2 +-
 drivers/char/agp/Kconfig                   |   5 +
 drivers/char/agp/Makefile                  |   2 +-
 drivers/char/agp/intel-agp.c               |   5 -
 drivers/char/agp/intel-gtt.c               |  18 +
 drivers/gpu/drm/i915/Kconfig               |  32 +-
 drivers/gpu/drm/i915/dvo_ns2501.c          |  73 +--
 drivers/gpu/drm/i915/i915_debugfs.c        | 163 ++++--
 drivers/gpu/drm/i915/i915_dma.c            |  22 +-
 drivers/gpu/drm/i915/i915_drv.c            |  42 +-
 drivers/gpu/drm/i915/i915_drv.h            | 143 +++--
 drivers/gpu/drm/i915/i915_gem.c            |   8 +-
 drivers/gpu/drm/i915/i915_gem_context.c    |  45 +-
 drivers/gpu/drm/i915/i915_gem_execbuffer.c |  11 +-
 drivers/gpu/drm/i915/i915_gem_gtt.c        |  26 +-
 drivers/gpu/drm/i915/i915_irq.c            |  17 +-
 drivers/gpu/drm/i915/i915_reg.h            | 218 +++----
 drivers/gpu/drm/i915/i915_suspend.c        |  45 --
 drivers/gpu/drm/i915/i915_sysfs.c          |  35 +-
 drivers/gpu/drm/i915/i915_ums.c            |  27 +
 drivers/gpu/drm/i915/intel_crt.c           |   5 +-
 drivers/gpu/drm/i915/intel_ddi.c           |  37 +-
 drivers/gpu/drm/i915/intel_display.c       | 327 ++++++++---
 drivers/gpu/drm/i915/intel_dp.c            |  44 +-
 drivers/gpu/drm/i915/intel_drv.h           |  25 +-
 drivers/gpu/drm/i915/intel_dsi.c           |   5 +-
 drivers/gpu/drm/i915/intel_dvo.c           |   5 +-
 drivers/gpu/drm/i915/intel_fbdev.c         |  63 ++-
 drivers/gpu/drm/i915/intel_hdmi.c          |  67 +--
 drivers/gpu/drm/i915/intel_i2c.c           |  15 +-
 drivers/gpu/drm/i915/intel_lvds.c          |   5 +-
 drivers/gpu/drm/i915/intel_opregion.c      |  43 +-
 drivers/gpu/drm/i915/intel_panel.c         | 882 +++++++++++++++++++----------
 drivers/gpu/drm/i915/intel_pm.c            | 396 +++++++------
 drivers/gpu/drm/i915/intel_ringbuffer.c    |  22 +-
 drivers/gpu/drm/i915/intel_sdvo.c          |  60 +-
 drivers/gpu/drm/i915/intel_sideband.c      |  29 +-
 drivers/gpu/drm/i915/intel_sprite.c        |  18 +
 drivers/gpu/drm/i915/intel_uncore.c        | 275 +++++++--
 include/uapi/drm/i915_drm.h                |  19 +
 40 files changed, 2095 insertions(+), 1186 deletions(-)

-- 
Daniel Vetter
Software Engineer, Intel Corporation
+41 (0) 79 365 57 48 - http://blog.ffwll.ch



More information about the Intel-gfx mailing list