[Intel-gfx] [PATCH 18/28] drm/i915: Drop WaDisableRCZUnitClockGating:hsw

Rodrigo Vivi rodrigo.vivi at gmail.com
Tue Jan 28 13:26:11 CET 2014


Reviewed-by: Rodrigo Vivi <rodrigo.vivi at gmail.com>

On Wed, Jan 22, 2014 at 5:32 PM,  <ville.syrjala at linux.intel.com> wrote:
> From: Ville Syrjälä <ville.syrjala at linux.intel.com>
>
> WaDisableRCZUnitClockGating was needed with early HSW steppings only.
>
> Signed-off-by: Ville Syrjälä <ville.syrjala at linux.intel.com>
> ---
>  drivers/gpu/drm/i915/intel_pm.c | 5 -----
>  1 file changed, 5 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/intel_pm.c b/drivers/gpu/drm/i915/intel_pm.c
> index bf45b4c..70f3b2b 100644
> --- a/drivers/gpu/drm/i915/intel_pm.c
> +++ b/drivers/gpu/drm/i915/intel_pm.c
> @@ -4762,11 +4762,6 @@ static void haswell_init_clock_gating(struct drm_device *dev)
>
>         ilk_init_lp_watermarks(dev);
>
> -       /* According to the spec, bit 13 (RCZUNIT) must be set on IVB.
> -        * This implements the WaDisableRCZUnitClockGating:hsw workaround.
> -        */
> -       I915_WRITE(GEN6_UCGCTL2, GEN6_RCZUNIT_CLOCK_GATE_DISABLE);
> -
>         /* WaApplyL3ControlAndL3ChickenMode:hsw */
>         I915_WRITE(GEN7_L3CNTLREG1,
>                         GEN7_WA_FOR_GEN7_L3_CONTROL);
> --
> 1.8.3.2
>
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx at lists.freedesktop.org
> http://lists.freedesktop.org/mailman/listinfo/intel-gfx



-- 
Rodrigo Vivi
Blog: http://blog.vivi.eng.br



More information about the Intel-gfx mailing list