[Intel-gfx] [PATCH] drm/i915: Move vm page allocation in proper place

shuang.he at intel.com shuang.he at intel.com
Fri Apr 10 08:55:01 PDT 2015


Tested-By: Intel Graphics QA PRTS (Patch Regression Test System Contact: shuang.he at intel.com)
Task id: 6174
-------------------------------------Summary-------------------------------------
Platform          Delta          drm-intel-nightly          Series Applied
PNV                 -3              276/276              273/276
ILK                                  301/301              301/301
SNB                                  316/316              316/316
IVB                                  328/328              328/328
BYT                                  285/285              285/285
HSW                 -1              394/394              393/394
BDW                                  321/321              321/321
-------------------------------------Detailed-------------------------------------
Platform  Test                                drm-intel-nightly          Series Applied
 PNV  igt at gen3_render_linear_blits      FAIL(3)PASS(1)      FAIL(2)
 PNV  igt at gen3_render_tiledx_blits      FAIL(3)PASS(1)      FAIL(2)
 PNV  igt at gen3_render_tiledy_blits      FAIL(3)PASS(1)      FAIL(2)
*HSW  igt at gem_partial_pwrite_pread@write-display      PASS(2)      DMESG_WARN(1)PASS(1)
(dmesg patch applied)drm:i915_hangcheck_elapsed[i915]]*ERROR*Hangcheck_timer_elapsed...blitter_ring_idle at Hangcheck timer elapsed... blitter ring idle
Note: You need to pay more attention to line start with '*'


More information about the Intel-gfx mailing list