<div dir="ltr">Reviewed-by: Rodrigo Vivi <<a href="mailto:rodrigo.vivi@intel.com">rodrigo.vivi@intel.com</a>></div><div class="gmail_extra"><br><div class="gmail_quote">On Thu, Sep 4, 2014 at 4:27 AM, Damien Lespiau <span dir="ltr"><<a href="mailto:damien.lespiau@intel.com" target="_blank">damien.lespiau@intel.com</a>></span> wrote:<br><blockquote class="gmail_quote" style="margin:0 0 0 .8ex;border-left:1px #ccc solid;padding-left:1ex">Signed-off-by: Damien Lespiau <<a href="mailto:damien.lespiau@intel.com">damien.lespiau@intel.com</a>><br>
---<br>
 drivers/gpu/drm/i915/i915_reg.h | 3 +++<br>
 drivers/gpu/drm/i915/intel_pm.c | 8 ++++++++<br>
 2 files changed, 11 insertions(+)<br>
<br>
diff --git a/drivers/gpu/drm/i915/i915_reg.h b/drivers/gpu/drm/i915/i915_reg.h<br>
index 5928a75..c293dab 100644<br>
--- a/drivers/gpu/drm/i915/i915_reg.h<br>
+++ b/drivers/gpu/drm/i915/i915_reg.h<br>
@@ -5862,6 +5862,9 @@ enum punit_power_well {<br>
 #define   GEN7_SINGLE_SUBSCAN_DISPATCH_ENABLE  (1<<10)<br>
 #define   GEN7_PSD_SINGLE_PORT_DISPATCH_ENABLE (1<<3)<br>
<br>
+#define GEN9_HALF_SLICE_CHICKEN5       0xe188<br>
+#define   GEN9_DG_MIRROR_FIX_ENABLE    (1<<5)<br>
+<br>
 #define GEN8_ROW_CHICKEN               0xe4f0<br>
 #define   PARTIAL_INSTRUCTION_SHOOTDOWN_DISABLE        (1<<8)<br>
 #define   STALL_DOP_GATING_DISABLE             (1<<5)<br>
diff --git a/drivers/gpu/drm/i915/intel_pm.c b/drivers/gpu/drm/i915/intel_pm.c<br>
index c38baea..faff54e 100644<br>
--- a/drivers/gpu/drm/i915/intel_pm.c<br>
+++ b/drivers/gpu/drm/i915/intel_pm.c<br>
@@ -77,6 +77,14 @@ static void gen9_init_clock_gating(struct drm_device *dev)<br>
        I915_WRITE(GEN8_UCGCTL6, I915_READ(GEN8_UCGCTL6) |<br>
                   GEN8_SDEUNIT_CLOCK_GATE_DISABLE);<br>
<br>
+       /*<br>
+        * WaDisableDgMirrorFixInHalfSliceChicken5:skl<br>
+        * This is a pre-production w/a.<br>
+        */<br>
+       I915_WRITE(GEN9_HALF_SLICE_CHICKEN5,<br>
+                  I915_READ(GEN9_HALF_SLICE_CHICKEN5) &<br>
+                  ~GEN9_DG_MIRROR_FIX_ENABLE);<br>
+<br>
        /* Wa4x4STCOptimizationDisable:skl */<br>
        I915_WRITE(CACHE_MODE_1,<br>
                   _MASKED_BIT_ENABLE(GEN8_4x4_STC_OPTIMIZATION_DISABLE));<br>
<span class="HOEnZb"><font color="#888888">--<br>
1.8.3.1<br>
<br>
_______________________________________________<br>
Intel-gfx mailing list<br>
<a href="mailto:Intel-gfx@lists.freedesktop.org">Intel-gfx@lists.freedesktop.org</a><br>
<a href="http://lists.freedesktop.org/mailman/listinfo/intel-gfx" target="_blank">http://lists.freedesktop.org/mailman/listinfo/intel-gfx</a><br>
</font></span></blockquote></div><br><br clear="all"><div><br></div>-- <br><div>Rodrigo Vivi</div><div>Blog: <a href="http://blog.vivi.eng.br" target="_blank">http://blog.vivi.eng.br</a></div><div> </div>
</div>