Mesa (10.2): nv50: set the miptree address when clearing bo's in vp2 init
Emil Velikov
evelikov at kemper.freedesktop.org
Tue Sep 2 19:53:33 UTC 2014
Module: Mesa
Branch: 10.2
Commit: eb7c7032c38166a87878c4d31d6685f30c918854
URL: http://cgit.freedesktop.org/mesa/mesa/commit/?id=eb7c7032c38166a87878c4d31d6685f30c918854
Author: Ilia Mirkin <imirkin at alum.mit.edu>
Date: Mon Sep 1 12:48:12 2014 -0400
nv50: set the miptree address when clearing bo's in vp2 init
The mt address is about to be used more, make sure it's set
appropriately.
Reported-by: Emil Velikov <emil.l.velikov at gmail.com>
Tested-by: Emil Velikov <emil.l.velikov at gmail.com>
Signed-off-by: Ilia Mirkin <imirkin at alum.mit.edu>
Cc: "10.2 10.3" <mesa-stable at lists.freedesktop.org>
(cherry picked from commit 2528d402b9e35601d4631cd80a301bacd87dfc95)
---
src/gallium/drivers/nouveau/nv50/nv84_video.c | 2 ++
1 file changed, 2 insertions(+)
diff --git a/src/gallium/drivers/nouveau/nv50/nv84_video.c b/src/gallium/drivers/nouveau/nv50/nv84_video.c
index a39f572..b26e1ee 100644
--- a/src/gallium/drivers/nouveau/nv50/nv84_video.c
+++ b/src/gallium/drivers/nouveau/nv50/nv84_video.c
@@ -482,12 +482,14 @@ nv84_create_decoder(struct pipe_context *context,
mip.level[0].pitch = surf.width * 4;
mip.base.domain = NOUVEAU_BO_VRAM;
mip.base.bo = dec->mbring;
+ mip.base.address = dec->mbring->offset;
context->clear_render_target(context, &surf.base, &color, 0, 0, 64, 4760);
surf.offset = dec->vpring->size / 2 - 0x1000;
surf.width = 1024;
surf.height = 1;
mip.level[0].pitch = surf.width * 4;
mip.base.bo = dec->vpring;
+ mip.base.address = dec->vpring->offset;
context->clear_render_target(context, &surf.base, &color, 0, 0, 1024, 1);
surf.offset = dec->vpring->size - 0x1000;
context->clear_render_target(context, &surf.base, &color, 0, 0, 1024, 1);
More information about the mesa-commit
mailing list