[Mesa-dev] [PATCH 4/4] i965: increase the brw eu instruction store size dynamically

Eric Anholt eric at anholt.net
Wed Nov 30 11:40:05 PST 2011


On Wed, 30 Nov 2011 13:22:22 +0800, Yuanhan Liu <yuanhan.liu at linux.intel.com> wrote:
> On Tue, Nov 29, 2011 at 10:40:46AM -0800, Eric Anholt wrote:
> > On Tue, 29 Nov 2011 16:08:39 +0800, Yuanhan Liu <yuanhan.liu at linux.intel.com> wrote:
> > > Increase the brw eu instruction store size dynamically instead of just
> > > allocating it statically with a constant limit. This would fix something
> > > that 'GL_MAX_PROGRAM_INSTRUCTIONS_ARB was 16384 while the driver would
> > > limit it to 10000'.
> > 
> > I was going to caution against the other assumptions on insn pointers
> > staying valid in pre-gen6 code in case someone reduced the initial store
> > size at some point, and you'd already reduced the initial store size :)
> > 
> > So, in brw_clip_emit.c
> 
> I presume you were talking about brw_vec4_emit.cpp

brw_clip_tri.c, actually.  It looks like it wants the same sort of
treatment that we did in making the if stack, where the eu emit code
just tracks what level of nesting we're at so you don't have to manually
do it in the caller.
-------------- next part --------------
A non-text attachment was scrubbed...
Name: not available
Type: application/pgp-signature
Size: 197 bytes
Desc: not available
URL: <http://lists.freedesktop.org/archives/mesa-dev/attachments/20111130/78f0d3c7/attachment.pgp>


More information about the mesa-dev mailing list