[PATCH] drm/amdgpu/si: fix ring size for compute
Christian König
deathsimple at vodafone.de
Thu Sep 15 17:43:04 UTC 2016
Am 15.09.2016 um 18:05 schrieb Alex Deucher:
> We switched the other asics, but missed this.
>
> Signed-off-by: Alex Deucher <alexander.deucher at amd.com>
Reviewed-by: Christian König <christian.koenig at amd.com>.
> ---
> drivers/gpu/drm/amd/amdgpu/gfx_v6_0.c | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v6_0.c b/drivers/gpu/drm/amd/amdgpu/gfx_v6_0.c
> index a1484b8..9697994 100644
> --- a/drivers/gpu/drm/amd/amdgpu/gfx_v6_0.c
> +++ b/drivers/gpu/drm/amd/amdgpu/gfx_v6_0.c
> @@ -2779,7 +2779,7 @@ static int gfx_v6_0_sw_init(void *handle)
> ring->queue = i;
> sprintf(ring->name, "comp %d.%d.%d", ring->me, ring->pipe, ring->queue);
> irq_type = AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE0_EOP + ring->pipe;
> - r = amdgpu_ring_init(adev, ring, 1024 * 1024,
> + r = amdgpu_ring_init(adev, ring, 1024,
> 0x80000000, 0xf,
> &adev->gfx.eop_irq, irq_type,
> AMDGPU_RING_TYPE_COMPUTE);
More information about the amd-gfx
mailing list