[PATCH 1/2] drm/amdgpu/gfx8: enable cp/rlc ints after we disable clockgating

Alex Deucher alexdeucher at gmail.com
Thu Apr 6 04:36:25 UTC 2017


Ping?

On Tue, Mar 14, 2017 at 3:32 PM, Alex Deucher <alexdeucher at gmail.com> wrote:
> Even if we disable clockgating, we still need to make sure the
> cp/rlc interrupts are enabled for powergating which might still
> be enabled.
>
> Signed-off-by: Alex Deucher <alexander.deucher at amd.com>
> ---
>  drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c | 2 ++
>  1 file changed, 2 insertions(+)
>
> diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c b/drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c
> index a53e36c..c9d9913 100644
> --- a/drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c
> +++ b/drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c
> @@ -6258,6 +6258,8 @@ static void gfx_v8_0_update_coarse_grain_clock_gating(struct amdgpu_device *adev
>                           RLC_CGCG_CGLS_CTRL__CGLS_EN_MASK);
>                 if (temp != data)
>                         WREG32(mmRLC_CGCG_CGLS_CTRL, data);
> +               /* enable interrupts again for PG */
> +               gfx_v8_0_enable_gui_idle_interrupt(adev, true);
>         }
>
>         gfx_v8_0_wait_for_rlc_serdes(adev);
> --
> 2.5.5
>


More information about the amd-gfx mailing list