[PATCH 05/14] drm/amdgpu: Fix definition of KFD_CIK_SDMA_QUEUE_OFFSET
Oded Gabbay
oded.gabbay at gmail.com
Tue Dec 5 08:15:46 UTC 2017
On Tue, Nov 28, 2017 at 1:29 AM, Felix Kuehling <Felix.Kuehling at amd.com> wrote:
> This counts the queue offset in register index, not register address.
>
> Signed-off-by: Felix Kuehling <Felix.Kuehling at amd.com>
> ---
> drivers/gpu/drm/amd/amdgpu/cikd.h | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/drivers/gpu/drm/amd/amdgpu/cikd.h b/drivers/gpu/drm/amd/amdgpu/cikd.h
> index 6a9e38a..cee6e8a 100644
> --- a/drivers/gpu/drm/amd/amdgpu/cikd.h
> +++ b/drivers/gpu/drm/amd/amdgpu/cikd.h
> @@ -562,7 +562,7 @@
> #define PRIVATE_BASE(x) ((x) << 0) /* scratch */
> #define SHARED_BASE(x) ((x) << 16) /* LDS */
>
> -#define KFD_CIK_SDMA_QUEUE_OFFSET 0x200
> +#define KFD_CIK_SDMA_QUEUE_OFFSET (mmSDMA0_RLC1_RB_CNTL - mmSDMA0_RLC0_RB_CNTL)
>
> /* valid for both DEFAULT_MTYPE and APE1_MTYPE */
> enum {
> --
> 2.7.4
>
This patch is:
Acked-by: Oded Gabbay <oded.gabbay at gmail.com>
More information about the amd-gfx
mailing list