[PATCH] drm/amdgpu: Reserve 0-2 invalidation reg sets for none-amdgpu usages

Liu, Shaoyun Shaoyun.Liu at amd.com
Mon May 1 20:54:36 UTC 2017


Thanks  Alex. 

-----Original Message-----
From: Deucher, Alexander 
Sent: Monday, May 01, 2017 4:47 PM
To: Liu, Shaoyun
Cc: Kuehling, Felix
Subject: RE: [PATCH] drm/amdgpu: Reserve 0-2 invalidation reg sets for none-amdgpu usages

Christian sent his RB this morning I think?  Or was that something else?  Anyway, patch is:
Reviewed-by: Alex Deucher <alexander.deucher at amd.com>

> -----Original Message-----
> From: Liu, Shaoyun
> Sent: Monday, May 01, 2017 4:33 PM
> To: Deucher, Alexander
> Cc: Kuehling, Felix
> Subject: FW: [PATCH] drm/amdgpu: Reserve 0-2 invalidation reg sets for 
> none-amdgpu usages
> 
> Hi, Alex,
> I have  other KFD changes depends on this commit.  Can you help review 
> this ?
> 
> -----Original Message-----
> From: Liu, Shaoyun
> Sent: Monday, May 01, 2017 11:28 AM
> To: amd-gfx at lists.freedesktop.org
> Cc: Liu, Shaoyun
> Subject: [PATCH] drm/amdgpu: Reserve 0-2 invalidation reg sets for 
> none- amdgpu usages
> 
> Firmware used reg set 2 for tlb invalidation. AMDGPU can start from 
> reg set 3 to avoid the conflict. AMDKFD will use the reg set 0 or 1 when necesary.
> 
> Change-Id: I71c595701f47110df0242d6926607c94bd5644eb
> Signed-off-by: Shaoyun Liu <Shaoyun.Liu at amd.com>
> ---
>  drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c | 2 +-
>  1 file changed, 1 insertion(+), 1 deletion(-)
> 
> diff --git a/drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c
> b/drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c
> index e5d4dfe..dc1e1c1 100644
> --- a/drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c
> +++ b/drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c
> @@ -386,7 +386,7 @@ static int gmc_v9_0_early_init(void *handle)  
> static int gmc_v9_0_late_init(void *handle)  {
>  	struct amdgpu_device *adev = (struct amdgpu_device *)handle;
> -	unsigned vm_inv_eng[AMDGPU_MAX_VMHUBS] = { 0 };
> +	unsigned vm_inv_eng[AMDGPU_MAX_VMHUBS] = { 3, 3 };
>  	unsigned i;
> 
>  	for(i = 0; i < adev->num_rings; ++i) {
> --
> 1.9.1



More information about the amd-gfx mailing list