[PATCH 00/38] Vega20 Updates

Alex Deucher alexdeucher at gmail.com
Tue Aug 14 16:52:14 UTC 2018


This patch set implements SMU and PSP support for vega20.  Patches
1-4 are huge register headers updates so I didn't send them to the
list.  The whole series can be viewed here:
https://cgit.freedesktop.org/~agd5f/linux/log/?h=vega20_psp_smu

Thanks,

Alex

Alex Deucher (2):
  Revert "drm/amdgpu: Add nbio support for vega20 (v2)"
  drm/amdgpu: remove experimental flag for vega20

Evan Quan (28):
  drm/amdgpu/include: add thm 11.0.2 headers
  drm/amdgpu: update atomfirmware.h
  drm/amd/powerplay: add vega20_inc.h (v2)
  drm/amd/powerplay: add smu11_driver_if.h (v4)
  drm/amd/powerplay: add vega20_ppsmc.h (v2)
  drm/amd/powerplay: add vega20_pptable.h (v2)
  drm/amd/powerplay: add the smu manager for vega20 (v2)
  drm/amd/powerplay: new interfaces for ActivityMonitor table with SMU
  drm/amd/powerplay: add the hw manager for vega20 (v3)
  drm/amd/powerplay: support workload profile query and setup for vega20
  drm/amd/powerplay: init vega20 uvd/vce powergate status on dpm setup
  drm/amd/powerplay: correct force clock level related settings for
    vega20 (v2)
  drm/amd/powerplay: export vega20 stable pstate clocks
  drm/amd/powerplay: add vega20 pre_display_config_changed callback
  drm/amd/powerplay: conv the vega20 pstate sclk/mclk into necessary
    10KHz unit
  drm/amd/powerplay: initialize vega20 overdrive settings
  drm/amd/powerplay: new interfaces for overdrive vega20 sclk and mclk
  drm/amd/powerplay: revise vega20 PPSMC_MSG_SetSoftMin/[Max]ByFreq
    settings
  drm/amd/powerplay: update vega20 clocks threshold settings on power
    state adjust
  drm/amdgpu: enable vega20 powerplay support
  drm/amd/powerplay: enable fclk ss by default
  drm/amd/powerplay: remove setting soc floor voltage before sending
    pptable
  drm/amd/powerplay: avoid enabling/disabling uvd/vce dpm twice
  drm/amd/powerplay: correct the argument for
    PPSMC_MSG_SetUclkFastSwitch
  drm/amd/powerplay: allow slow switch only if NBPState enabled
  drm/amd/powerplay: remove max DCEFCLK limitation
  drm/amd/powerplay: added voltage boot time calibration
  drm/amdgpu: update vega20 sdma golden settings

Feifei Xu (7):
  drm/amdgpu/include: Add nbio 7.4 header files (v4)
  drm/amdgpu/include: Add sdma0/1 4.2 register headerfiles. (v3)
  drm/amdgpu/include: Add mp 11.0 header files. (v2)
  drm/amdgpu: Add nbio 7.4 support for vega20 (v2)
  drm/amdgpu: Add psp 11.0 support for vega20. (v2)
  drm/amdgpu/gfx9: Update gfx9 golden settings.
  drm/amdgpu/psp: Enlarge PSP TMR SIZE from 3M to 4M.

Likun Gao (1):
  drm/amdgpu/vg20: Change the load type of vega20 to psp (v2)

 drivers/gpu/drm/amd/amdgpu/Makefile                |     5 +-
 drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c            |    12 +-
 drivers/gpu/drm/amd/amdgpu/amdgpu_psp.c            |    20 +-
 drivers/gpu/drm/amd/amdgpu/amdgpu_psp.h            |     2 +
 drivers/gpu/drm/amd/amdgpu/amdgpu_ucode.c          |     3 +-
 drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c              |     2 +-
 drivers/gpu/drm/amd/amdgpu/nbio_v7_0.c             |    18 +-
 drivers/gpu/drm/amd/amdgpu/nbio_v7_4.c             |   237 +
 drivers/gpu/drm/amd/amdgpu/nbio_v7_4.h             |    31 +
 drivers/gpu/drm/amd/amdgpu/psp_v11_0.c             |   565 +
 drivers/gpu/drm/amd/amdgpu/psp_v11_0.h             |    30 +
 drivers/gpu/drm/amd/amdgpu/psp_v3_1.c              |     2 -
 drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c             |    68 +-
 drivers/gpu/drm/amd/amdgpu/soc15.c                 |    11 +-
 drivers/gpu/drm/amd/amdgpu/soc15.h                 |     1 +
 .../drm/amd/include/asic_reg/mp/mp_11_0_offset.h   |   358 +
 .../drm/amd/include/asic_reg/mp/mp_11_0_sh_mask.h  |   534 +
 .../amd/include/asic_reg/nbio/nbio_7_4_offset.h    |  4627 ++
 .../amd/include/asic_reg/nbio/nbio_7_4_sh_mask.h   | 48436 +++++++++++++++++++
 .../amd/include/asic_reg/sdma0/sdma0_4_2_offset.h  |  1047 +
 .../amd/include/asic_reg/sdma0/sdma0_4_2_sh_mask.h |  2992 ++
 .../amd/include/asic_reg/sdma1/sdma1_4_2_offset.h  |  1039 +
 .../amd/include/asic_reg/sdma1/sdma1_4_2_sh_mask.h |  2948 ++
 .../amd/include/asic_reg/thm/thm_11_0_2_offset.h   |    37 +
 .../amd/include/asic_reg/thm/thm_11_0_2_sh_mask.h  |    86 +
 drivers/gpu/drm/amd/include/atomfirmware.h         |    86 +
 drivers/gpu/drm/amd/powerplay/hwmgr/Makefile       |     4 +-
 drivers/gpu/drm/amd/powerplay/hwmgr/hwmgr.c        |     8 +-
 drivers/gpu/drm/amd/powerplay/hwmgr/vega20_hwmgr.c |  3021 ++
 drivers/gpu/drm/amd/powerplay/hwmgr/vega20_hwmgr.h |   569 +
 drivers/gpu/drm/amd/powerplay/hwmgr/vega20_inc.h   |    35 +
 .../gpu/drm/amd/powerplay/hwmgr/vega20_powertune.c |    70 +
 .../gpu/drm/amd/powerplay/hwmgr/vega20_powertune.h |    32 +
 .../gpu/drm/amd/powerplay/hwmgr/vega20_pptable.h   |   140 +
 .../amd/powerplay/hwmgr/vega20_processpptables.c   |   964 +
 .../amd/powerplay/hwmgr/vega20_processpptables.h   |    31 +
 .../gpu/drm/amd/powerplay/hwmgr/vega20_thermal.c   |   212 +
 .../gpu/drm/amd/powerplay/hwmgr/vega20_thermal.h   |    64 +
 .../gpu/drm/amd/powerplay/inc/hardwaremanager.h    |     2 +
 drivers/gpu/drm/amd/powerplay/inc/hwmgr.h          |     1 +
 .../gpu/drm/amd/powerplay/inc/smu11_driver_if.h    |   831 +
 drivers/gpu/drm/amd/powerplay/inc/vega20_ppsmc.h   |   127 +
 drivers/gpu/drm/amd/powerplay/smumgr/Makefile      |     2 +-
 .../gpu/drm/amd/powerplay/smumgr/vega20_smumgr.c   |   587 +
 .../gpu/drm/amd/powerplay/smumgr/vega20_smumgr.h   |    65 +
 45 files changed, 69910 insertions(+), 52 deletions(-)
 create mode 100644 drivers/gpu/drm/amd/amdgpu/nbio_v7_4.c
 create mode 100644 drivers/gpu/drm/amd/amdgpu/nbio_v7_4.h
 create mode 100644 drivers/gpu/drm/amd/amdgpu/psp_v11_0.c
 create mode 100644 drivers/gpu/drm/amd/amdgpu/psp_v11_0.h
 create mode 100644 drivers/gpu/drm/amd/include/asic_reg/mp/mp_11_0_offset.h
 create mode 100644 drivers/gpu/drm/amd/include/asic_reg/mp/mp_11_0_sh_mask.h
 create mode 100644 drivers/gpu/drm/amd/include/asic_reg/nbio/nbio_7_4_offset.h
 create mode 100644 drivers/gpu/drm/amd/include/asic_reg/nbio/nbio_7_4_sh_mask.h
 create mode 100644 drivers/gpu/drm/amd/include/asic_reg/sdma0/sdma0_4_2_offset.h
 create mode 100644 drivers/gpu/drm/amd/include/asic_reg/sdma0/sdma0_4_2_sh_mask.h
 create mode 100644 drivers/gpu/drm/amd/include/asic_reg/sdma1/sdma1_4_2_offset.h
 create mode 100644 drivers/gpu/drm/amd/include/asic_reg/sdma1/sdma1_4_2_sh_mask.h
 create mode 100644 drivers/gpu/drm/amd/include/asic_reg/thm/thm_11_0_2_offset.h
 create mode 100644 drivers/gpu/drm/amd/include/asic_reg/thm/thm_11_0_2_sh_mask.h
 create mode 100644 drivers/gpu/drm/amd/powerplay/hwmgr/vega20_hwmgr.c
 create mode 100644 drivers/gpu/drm/amd/powerplay/hwmgr/vega20_hwmgr.h
 create mode 100644 drivers/gpu/drm/amd/powerplay/hwmgr/vega20_inc.h
 create mode 100644 drivers/gpu/drm/amd/powerplay/hwmgr/vega20_powertune.c
 create mode 100644 drivers/gpu/drm/amd/powerplay/hwmgr/vega20_powertune.h
 create mode 100644 drivers/gpu/drm/amd/powerplay/hwmgr/vega20_pptable.h
 create mode 100644 drivers/gpu/drm/amd/powerplay/hwmgr/vega20_processpptables.c
 create mode 100644 drivers/gpu/drm/amd/powerplay/hwmgr/vega20_processpptables.h
 create mode 100644 drivers/gpu/drm/amd/powerplay/hwmgr/vega20_thermal.c
 create mode 100644 drivers/gpu/drm/amd/powerplay/hwmgr/vega20_thermal.h
 create mode 100644 drivers/gpu/drm/amd/powerplay/inc/smu11_driver_if.h
 create mode 100644 drivers/gpu/drm/amd/powerplay/inc/vega20_ppsmc.h
 create mode 100644 drivers/gpu/drm/amd/powerplay/smumgr/vega20_smumgr.c
 create mode 100644 drivers/gpu/drm/amd/powerplay/smumgr/vega20_smumgr.h

-- 
2.13.6



More information about the amd-gfx mailing list