[PATCH 1/2] drm/amdgpu/sriov: For sriov runtime, use kiq to do invalidate tlb

Deng, Emily Emily.Deng at amd.com
Wed Aug 15 11:24:25 UTC 2018


>-----Original Message-----
>From: amd-gfx <amd-gfx-bounces at lists.freedesktop.org> On Behalf Of
>Christian König
>Sent: Wednesday, August 15, 2018 7:14 PM
>To: Deng, Emily <Emily.Deng at amd.com>; amd-gfx at lists.freedesktop.org
>Subject: Re: [PATCH 1/2] drm/amdgpu/sriov: For sriov runtime, use kiq to do
>invalidate tlb
>
>Am 15.08.2018 um 13:08 schrieb Deng, Emily:
>>> -----Original Message-----
>>> From: amd-gfx <amd-gfx-bounces at lists.freedesktop.org> On Behalf Of
>>> Christian König
>>> Sent: Wednesday, August 15, 2018 6:50 PM
>>> To: Deng, Emily <Emily.Deng at amd.com>; amd-gfx at lists.freedesktop.org
>>> Subject: Re: [PATCH 1/2] drm/amdgpu/sriov: For sriov runtime, use kiq
>>> to do invalidate tlb
>>>
>>> Am 15.08.2018 um 11:48 schrieb Emily Deng:
>>>> To avoid the tlb flush not interrupted by world switch, use kiq and
>>>> one command to do tlb invalidate.
>>>>
>>>> v2:
>>>> Add firmware version checking.
>>>>
>>>> v3:
>>>> Refine the code, and move the firmware checking into
>>>> gfx_v9_0_ring_emit_reg_write_reg_wait.
>>>>
>>>> SWDEV-161497
>>>>
>>>> Signed-off-by: Emily Deng <Emily.Deng at amd.com>
>>>> ---
>>>>    drivers/gpu/drm/amd/amdgpu/amdgpu.h      |  4 +++
>>>>    drivers/gpu/drm/amd/amdgpu/amdgpu_virt.c |  3 --
>>>>    drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c    | 15 +++++++-
>>>>    drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c    | 61
>>> ++++++++++++++++++++++++++++++++
>>>>    4 files changed, 79 insertions(+), 4 deletions(-)
>>>>
>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu.h
>>>> b/drivers/gpu/drm/amd/amdgpu/amdgpu.h
>>>> index 07924d4..67b584b 100644
>>>> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu.h
>>>> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu.h
>>>> @@ -210,6 +210,10 @@ enum amdgpu_kiq_irq {
>>>>    	AMDGPU_CP_KIQ_IRQ_LAST
>>>>    };
>>>>
>>>> +#define MAX_KIQ_REG_WAIT       5000 /* in usecs, 5ms */
>>>> +#define MAX_KIQ_REG_BAILOUT_INTERVAL   5 /* in msecs, 5ms */
>>>> +#define MAX_KIQ_REG_TRY 20
>>>> +
>>>>    int amdgpu_device_ip_set_clockgating_state(void *dev,
>>>>    					   enum amd_ip_block_type block_type,
>>>>    					   enum amd_clockgating_state state);
>>> diff --git
>>>> a/drivers/gpu/drm/amd/amdgpu/amdgpu_virt.c
>>>> b/drivers/gpu/drm/amd/amdgpu/amdgpu_virt.c
>>>> index 21adb1b6..3885636 100644
>>>> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_virt.c
>>>> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_virt.c
>>>> @@ -22,9 +22,6 @@
>>>>     */
>>>>
>>>>    #include "amdgpu.h"
>>>> -#define MAX_KIQ_REG_WAIT	5000 /* in usecs, 5ms */
>>>> -#define MAX_KIQ_REG_BAILOUT_INTERVAL	5 /* in msecs, 5ms */
>>>> -#define MAX_KIQ_REG_TRY 20
>>>>
>>>>    uint64_t amdgpu_csa_vaddr(struct amdgpu_device *adev)
>>>>    {
>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
>>>> b/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
>>>> index 76d979e..c9b3db4 100644
>>>> --- a/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
>>>> +++ b/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
>>>> @@ -4348,8 +4348,21 @@ static void
>>> gfx_v9_0_ring_emit_reg_write_reg_wait(struct amdgpu_ring *ring,
>>>>    						  uint32_t ref, uint32_t mask)
>>>>    {
>>>>    	int usepfp = (ring->funcs->type == AMDGPU_RING_TYPE_GFX);
>>>> +	struct amdgpu_device *adev = ring->adev;
>>>> +	bool fw_version_ok = false;
>>>>
>>>> -	if (amdgpu_sriov_vf(ring->adev))
>>>> +	if (ring->funcs->type == AMDGPU_RING_TYPE_GFX) {
>>>> +		if ((adev->gfx.me_fw_version >= 0x0000009c) && (adev-
>>>> gfx.me_feature_version >= 42))
>>>> +			if ((adev->gfx.pfp_fw_version >=  0x000000b1) &&
>>>> +(adev->gfx.pfp_feature_version >= 42))
>>> Why "if (...) if (...)" ? Just if (... && ...) should do as well.
>> Ok, will modify.
>>>> +				fw_version_ok = true;
>>>> +	} else {
>>>> +		if ((adev->gfx.mec_fw_version >=  0x00000193) && (adev-
>>>> gfx.mec_feature_version >= 42))
>>>> +			fw_version_ok = true;
>>>> +	}
>>>> +
>>>> +	fw_version_ok = (adev->asic_type == CHIP_VEGA10) ? fw_version_ok :
>>>> +false;
>>>> +
>>>> +	if (amdgpu_sriov_vf(adev) && fw_version_ok)
>>>>    		gfx_v9_0_wait_reg_mem(ring, usepfp, 0, 1, reg0, reg1,
>>>>    				      ref, mask, 0x20);
>>>>    	else
>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c
>>>> b/drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c
>>>> index ed467de..3419178 100644
>>>> --- a/drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c
>>>> +++ b/drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c
>>>> @@ -311,6 +311,60 @@ static uint32_t
>>> gmc_v9_0_get_invalidate_req(unsigned int vmid)
>>>>    	return req;
>>>>    }
>>>>
>>>> +signed long  amdgpu_kiq_invalidate_tlb(struct amdgpu_device *adev,
>>>> +struct
>>> amdgpu_vmhub *hub,
>>>> +		unsigned eng, u32 req, uint32_t vmid)
>>> Better make that function just a generic reg_write_reg_wait function,
>>> instead of specialized for tlb flushing.
>> Do you mean rename the function to amdgpu_reg_write_reg_wait?
>
>Yeah, something like that. I suggest amdgpu_kiq_reg_write_reg_wait() or
>otherwise you might run into a name clash.
>
>>>> +{
>>>> +	signed long r, cnt = 0;
>>>> +	unsigned long flags;
>>>> +	uint32_t seq;
>>>> +	struct amdgpu_kiq *kiq = &adev->gfx.kiq;
>>>> +	struct amdgpu_ring *ring = &kiq->ring;
>>>> +
>>>> +	if (!ring->ready) {
>>>> +		return -EINVAL;
>>>> +	}
>>>> +
>>>> +	spin_lock_irqsave(&kiq->ring_lock, flags);
>>>> +
>>>> +	amdgpu_ring_alloc(ring, 32);
>>>> +	amdgpu_ring_emit_reg_write_reg_wait(ring, hub->vm_inv_eng0_req +
>>> eng,
>>>> +					    hub->vm_inv_eng0_ack + eng,
>>>> +					    req, 1 << vmid);
>>>> +	amdgpu_fence_emit_polling(ring, &seq);
>>>> +	amdgpu_ring_commit(ring);
>>>> +	spin_unlock_irqrestore(&kiq->ring_lock, flags);
>>>> +
>>>> +	r = amdgpu_fence_wait_polling(ring, seq, MAX_KIQ_REG_WAIT);
>>>> +
>>>> +	/* don't wait anymore for gpu reset case because this way may
>>>> +	 * block gpu_recover() routine forever, e.g. this virt_kiq_rreg
>>>> +	 * is triggered in TTM and ttm_bo_lock_delayed_workqueue() will
>>>> +	 * never return if we keep waiting in virt_kiq_rreg, which cause
>>>> +	 * gpu_recover() hang there.
>>>> +	 *
>>>> +	 * also don't wait anymore for IRQ context
>>>> +	 * */
>>>> +	if (r < 1 && (adev->in_gpu_reset || in_interrupt()))
>>>> +		goto failed_kiq;
>>>> +
>>>> +	if (in_interrupt())
>>>> +		might_sleep();
>>> What should that be good for?
>> It is only used for the interrupt case.
>
>Well, might_sleep() is a debugging helper which bails out if called in a situation
>where you can't sleep.
>
>Protecting that with "if (in_interrupt())" doesn't make any sense at all. So what
>exactly is your intention here?
Understand, will remove in_interrupt().
>
>Thanks,
>Christian.
>
>>>> +
>>>> +	while (r < 1 && cnt++ < MAX_KIQ_REG_TRY) {
>>>> +		msleep(MAX_KIQ_REG_BAILOUT_INTERVAL);
>>>> +		r = amdgpu_fence_wait_polling(ring, seq,
>>> MAX_KIQ_REG_WAIT);
>>>> +	}
>>>> +
>>>> +	if (cnt > MAX_KIQ_REG_TRY)
>>>> +		goto failed_kiq;
>>>> +
>>>> +	return 0;
>>>> +
>>>> +failed_kiq:
>>>> +	pr_err("failed to invalidate tlb with kiq\n");
>>>> +	return r;
>>>> +}
>>>> +
>>>>    /*
>>>>     * GART
>>>>     * VMID 0 is the physical GPU addresses as used by the kernel.
>>>> @@ -332,6 +386,7 @@ static void gmc_v9_0_flush_gpu_tlb(struct
>>> amdgpu_device *adev,
>>>>    	/* Use register 17 for GART */
>>>>    	const unsigned eng = 17;
>>>>    	unsigned i, j;
>>>> +	int r;
>>>>
>>>>    	spin_lock(&adev->gmc.invalidate_lock);
>>>>
>>>> @@ -339,6 +394,12 @@ static void gmc_v9_0_flush_gpu_tlb(struct
>>> amdgpu_device *adev,
>>>>    		struct amdgpu_vmhub *hub = &adev->vmhub[i];
>>>>    		u32 tmp = gmc_v9_0_get_invalidate_req(vmid);
>>>>
>>>> +		if (amdgpu_sriov_vf(adev) ) {
>>> As discussed drop the sriov check here and use the KIQ path all the time.
>> Already drop it in the patch 2.
>>
>> Best wishes
>> Emily Deng
>>> Christian.
>>>
>>>> +			r = amdgpu_kiq_invalidate_tlb(adev, hub, eng, tmp,
>>> vmid);
>>>> +			if (!r)
>>>> +				continue;
>>>> +		}
>>>> +
>>>>    		WREG32_NO_KIQ(hub->vm_inv_eng0_req + eng, tmp);
>>>>
>>>>    		/* Busy wait for ACK.*/
>>> _______________________________________________
>>> amd-gfx mailing list
>>> amd-gfx at lists.freedesktop.org
>>> https://lists.freedesktop.org/mailman/listinfo/amd-gfx
>
>_______________________________________________
>amd-gfx mailing list
>amd-gfx at lists.freedesktop.org
>https://lists.freedesktop.org/mailman/listinfo/amd-gfx


More information about the amd-gfx mailing list