[PATCH 1/2] drm/amdgpu/powerplay: fix mclk switch limit on polaris
Zhang, Jerry(Junwei)
Jerry.Zhang at amd.com
Tue Dec 4 02:38:07 UTC 2018
On 12/4/18 12:21 AM, Alex Deucher wrote:
> Update switch limit on newer polaris variants. This may fix
> flickering with high refresh rates with mclk switching enabled.
>
> Signed-off-by: Alex Deucher <alexander.deucher at amd.com>
Reviewed-by: Junwei Zhang <Jerry.Zhang at amd.com>
> ---
> drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c | 5 ++++-
> 1 file changed, 4 insertions(+), 1 deletion(-)
>
> diff --git a/drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c b/drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c
> index 5dcd21d29dbf..1f12fc7ea7c9 100644
> --- a/drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c
> +++ b/drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c
> @@ -2859,7 +2859,10 @@ static int smu7_vblank_too_short(struct pp_hwmgr *hwmgr,
> case CHIP_POLARIS10:
> case CHIP_POLARIS11:
> case CHIP_POLARIS12:
> - switch_limit_us = data->is_memory_gddr5 ? 190 : 150;
> + if (hwmgr->is_kicker)
> + switch_limit_us = data->is_memory_gddr5 ? 450 : 150;
> + else
> + switch_limit_us = data->is_memory_gddr5 ? 190 : 150;
> break;
> case CHIP_VEGAM:
> switch_limit_us = 30;
More information about the amd-gfx
mailing list