[PATCH 1/2] drm/amdgpu/display: check if fbc is available in set_static_screen_control
Alex Deucher
alexdeucher at gmail.com
Mon Nov 5 19:27:49 UTC 2018
The value is dependent on whether fbc is available.
Signed-off-by: Alex Deucher <alexander.deucher at amd.com>
---
drivers/gpu/drm/amd/display/dc/dce110/dce110_hw_sequencer.c | 4 +++-
1 file changed, 3 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/amd/display/dc/dce110/dce110_hw_sequencer.c b/drivers/gpu/drm/amd/display/dc/dce110/dce110_hw_sequencer.c
index 4789270c29d9..6c9299e33f34 100644
--- a/drivers/gpu/drm/amd/display/dc/dce110/dce110_hw_sequencer.c
+++ b/drivers/gpu/drm/amd/display/dc/dce110/dce110_hw_sequencer.c
@@ -1738,6 +1738,7 @@ static void get_position(struct pipe_ctx **pipe_ctx,
static void set_static_screen_control(struct pipe_ctx **pipe_ctx,
int num_pipes, const struct dc_static_screen_events *events)
{
+ struct dc *dc = pipe_ctx[0]->stream->ctx->dc;
unsigned int i;
unsigned int value = 0;
@@ -1750,7 +1751,8 @@ static void set_static_screen_control(struct pipe_ctx **pipe_ctx,
if (events->force_trigger)
value |= 0x1;
- value |= 0x84;
+ if (dc->fbc_compressor)
+ value |= 0x84;
for (i = 0; i < num_pipes; i++)
pipe_ctx[i]->stream_res.tg->funcs->
--
2.13.6
More information about the amd-gfx
mailing list