[PATCH 0/5] enable umc ras ce interrupt v2
Zhang, Hawking
Hawking.Zhang at amd.com
Thu Aug 1 12:56:03 UTC 2019
Series is
Reviewed-by: Hawking Zhang <Hawking.Zhang at amd.com>
Regards,
Hawking
-----Original Message-----
From: amd-gfx <amd-gfx-bounces at lists.freedesktop.org> On Behalf Of Tao Zhou
Sent: 2019年8月1日 19:55
To: amd-gfx at lists.freedesktop.org; Zhang, Hawking <Hawking.Zhang at amd.com>; Li, Dennis <Dennis.Li at amd.com>; Chen, Guchun <Guchun.Chen at amd.com>; Pan, Xinhui <Xinhui.Pan at amd.com>
Cc: Zhou1, Tao <Tao.Zhou1 at amd.com>
Subject: [PATCH 0/5] enable umc ras ce interrupt v2
These patches add support for umc ce interrupt, the interrupt is controlled by a error count threshold.
v2: correct typo in commit description and update comment of patch #2 add patch #5 to replace AMDGPU_RAS_UE with AMDGPU_RAS_SUCCESS
Tao Zhou (5):
drm/amdgpu: support ce interrupt in ras module
drm/amdgpu: implement umc ras init function
drm/amdgpu: update the calc algorithm of umc ecc error count
drm/amdgpu: only uncorrectable error needs gpu reset
drm/amdgpu: replace AMDGPU_RAS_UE with AMDGPU_RAS_SUCCESS
drivers/gpu/drm/amd/amdgpu/amdgpu_ras.c | 14 ++++++---
drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c | 2 +-
drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c | 8 +++--
drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c | 2 +-
drivers/gpu/drm/amd/amdgpu/umc_v6_1.c | 42 ++++++++++++++++++++++---
drivers/gpu/drm/amd/amdgpu/umc_v6_1.h | 7 +++++
6 files changed, 62 insertions(+), 13 deletions(-)
--
2.17.1
_______________________________________________
amd-gfx mailing list
amd-gfx at lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
More information about the amd-gfx
mailing list