[PATCH] drm/amdgpu: fix gfx9 soft recovery

Christian König ckoenig.leichtzumerken at gmail.com
Wed Aug 7 09:00:57 UTC 2019


Am 07.08.19 um 09:40 schrieb Pelloux-prayer, Pierre-eric:
> The SOC15_REG_OFFSET() macro wasn't used, making the soft recovery fail.
>
> v2: use WREG32_SOC15 instead of WREG32 + SOC15_REG_OFFSET
>
> Signed-off-by: Pierre-Eric Pelloux-Prayer <pierre-eric.pelloux-prayer at amd.com>
> Reviewed-by: Alex Deucher <alexander.deucher at amd.com>

Reviewed-by: Christian König <christian.koenig at amd.com>

> ---
>   drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c | 2 +-
>   1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c b/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
> index bcd0301eee1e..1a2963e4bc68 100644
> --- a/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
> +++ b/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
> @@ -5375,7 +5375,7 @@ static void gfx_v9_0_ring_soft_recovery(struct amdgpu_ring *ring, unsigned vmid)
>   	value = REG_SET_FIELD(value, SQ_CMD, MODE, 0x01);
>   	value = REG_SET_FIELD(value, SQ_CMD, CHECK_VMID, 1);
>   	value = REG_SET_FIELD(value, SQ_CMD, VM_ID, vmid);
> -	WREG32(mmSQ_CMD, value);
> +	WREG32_SOC15(GC, 0, mmSQ_CMD, value);
>   }
>   
>   static void gfx_v9_0_set_gfx_eop_interrupt_state(struct amdgpu_device *adev,



More information about the amd-gfx mailing list