[PATCH] drm/amdgpu/smu: fix spelling
Quan, Evan
Evan.Quan at amd.com
Tue Dec 17 04:12:01 UTC 2019
Reviewed-by: Evan Quan <evan.quan at amd.com>
> -----Original Message-----
> From: amd-gfx <amd-gfx-bounces at lists.freedesktop.org> On Behalf Of Alex
> Deucher
> Sent: Tuesday, December 17, 2019 4:09 AM
> To: amd-gfx at lists.freedesktop.org
> Cc: Deucher, Alexander <Alexander.Deucher at amd.com>
> Subject: [PATCH] drm/amdgpu/smu: fix spelling
>
> s/dispaly/display/g
>
> Signed-off-by: Alex Deucher <alexander.deucher at amd.com>
> ---
> drivers/gpu/drm/amd/powerplay/amdgpu_smu.c | 2 +-
> drivers/gpu/drm/amd/powerplay/inc/amdgpu_smu.h | 2 +-
> drivers/gpu/drm/amd/powerplay/navi10_ppt.c | 4 ++--
> drivers/gpu/drm/amd/powerplay/smu_internal.h | 4 ++--
> drivers/gpu/drm/amd/powerplay/vega20_ppt.c | 4 ++--
> 5 files changed, 8 insertions(+), 8 deletions(-)
>
> diff --git a/drivers/gpu/drm/amd/powerplay/amdgpu_smu.c
> b/drivers/gpu/drm/amd/powerplay/amdgpu_smu.c
> index 6dddd7818558..f76a1717ffbd 100644
> --- a/drivers/gpu/drm/amd/powerplay/amdgpu_smu.c
> +++ b/drivers/gpu/drm/amd/powerplay/amdgpu_smu.c
> @@ -1670,7 +1670,7 @@ int smu_adjust_power_state_dynamic(struct
> smu_context *smu,
> }
>
> if (!skip_display_settings) {
> - ret = smu_notify_smc_dispaly_config(smu);
> + ret = smu_notify_smc_display_config(smu);
> if (ret) {
> pr_err("Failed to notify smc display config!");
> return ret;
> diff --git a/drivers/gpu/drm/amd/powerplay/inc/amdgpu_smu.h
> b/drivers/gpu/drm/amd/powerplay/inc/amdgpu_smu.h
> index ca3fdc6777cf..a7d0ad831491 100644
> --- a/drivers/gpu/drm/amd/powerplay/inc/amdgpu_smu.h
> +++ b/drivers/gpu/drm/amd/powerplay/inc/amdgpu_smu.h
> @@ -443,7 +443,7 @@ struct pptable_funcs {
> int (*pre_display_config_changed)(struct smu_context *smu);
> int (*display_config_changed)(struct smu_context *smu);
> int (*apply_clocks_adjust_rules)(struct smu_context *smu);
> - int (*notify_smc_dispaly_config)(struct smu_context *smu);
> + int (*notify_smc_display_config)(struct smu_context *smu);
> int (*force_dpm_limit_value)(struct smu_context *smu, bool highest);
> int (*unforce_dpm_levels)(struct smu_context *smu);
> int (*get_profiling_clk_mask)(struct smu_context *smu, diff --git
> a/drivers/gpu/drm/amd/powerplay/navi10_ppt.c
> b/drivers/gpu/drm/amd/powerplay/navi10_ppt.c
> index 15403b7979d6..7b42e72dc939 100644
> --- a/drivers/gpu/drm/amd/powerplay/navi10_ppt.c
> +++ b/drivers/gpu/drm/amd/powerplay/navi10_ppt.c
> @@ -1374,7 +1374,7 @@ static int navi10_get_profiling_clk_mask(struct
> smu_context *smu,
> return ret;
> }
>
> -static int navi10_notify_smc_dispaly_config(struct smu_context *smu)
> +static int navi10_notify_smc_display_config(struct smu_context *smu)
> {
> struct smu_clocks min_clocks = {0};
> struct pp_display_clock_request clock_req; @@ -2047,7 +2047,7 @@
> static const struct pptable_funcs navi10_ppt_funcs = {
> .get_clock_by_type_with_latency =
> navi10_get_clock_by_type_with_latency,
> .pre_display_config_changed = navi10_pre_display_config_changed,
> .display_config_changed = navi10_display_config_changed,
> - .notify_smc_dispaly_config = navi10_notify_smc_dispaly_config,
> + .notify_smc_display_config = navi10_notify_smc_display_config,
> .force_dpm_limit_value = navi10_force_dpm_limit_value,
> .unforce_dpm_levels = navi10_unforce_dpm_levels,
> .is_dpm_running = navi10_is_dpm_running, diff --git
> a/drivers/gpu/drm/amd/powerplay/smu_internal.h
> b/drivers/gpu/drm/amd/powerplay/smu_internal.h
> index 60ce1fccaeb5..77864e4236c4 100644
> --- a/drivers/gpu/drm/amd/powerplay/smu_internal.h
> +++ b/drivers/gpu/drm/amd/powerplay/smu_internal.h
> @@ -129,8 +129,8 @@ int smu_send_smc_msg(struct smu_context *smu,
> enum smu_message_type msg);
> ((smu)->ppt_funcs->display_config_changed ? (smu)->ppt_funcs-
> >display_config_changed((smu)) : 0) #define
> smu_apply_clocks_adjust_rules(smu) \
> ((smu)->ppt_funcs->apply_clocks_adjust_rules ? (smu)->ppt_funcs-
> >apply_clocks_adjust_rules((smu)) : 0) -#define
> smu_notify_smc_dispaly_config(smu) \
> - ((smu)->ppt_funcs->notify_smc_dispaly_config ? (smu)->ppt_funcs-
> >notify_smc_dispaly_config((smu)) : 0)
> +#define smu_notify_smc_display_config(smu) \
> + ((smu)->ppt_funcs->notify_smc_display_config ?
> +(smu)->ppt_funcs->notify_smc_display_config((smu)) : 0)
> #define smu_force_dpm_limit_value(smu, highest) \
> ((smu)->ppt_funcs->force_dpm_limit_value ? (smu)->ppt_funcs-
> >force_dpm_limit_value((smu), (highest)) : 0) #define
> smu_unforce_dpm_levels(smu) \ diff --git
> a/drivers/gpu/drm/amd/powerplay/vega20_ppt.c
> b/drivers/gpu/drm/amd/powerplay/vega20_ppt.c
> index 12bcc3e3ba99..2b1c3f8a0415 100644
> --- a/drivers/gpu/drm/amd/powerplay/vega20_ppt.c
> +++ b/drivers/gpu/drm/amd/powerplay/vega20_ppt.c
> @@ -2232,7 +2232,7 @@ static int vega20_apply_clocks_adjust_rules(struct
> smu_context *smu) }
>
> static int
> -vega20_notify_smc_dispaly_config(struct smu_context *smu)
> +vega20_notify_smc_display_config(struct smu_context *smu)
> {
> struct vega20_dpm_table *dpm_table = smu->smu_dpm.dpm_context;
> struct vega20_single_dpm_table *memtable = &dpm_table-
> >mem_table; @@ -3200,7 +3200,7 @@ static const struct pptable_funcs
> vega20_ppt_funcs = {
> .pre_display_config_changed = vega20_pre_display_config_changed,
> .display_config_changed = vega20_display_config_changed,
> .apply_clocks_adjust_rules = vega20_apply_clocks_adjust_rules,
> - .notify_smc_dispaly_config = vega20_notify_smc_dispaly_config,
> + .notify_smc_display_config = vega20_notify_smc_display_config,
> .force_dpm_limit_value = vega20_force_dpm_limit_value,
> .unforce_dpm_levels = vega20_unforce_dpm_levels,
> .get_profiling_clk_mask = vega20_get_profiling_clk_mask,
> --
> 2.23.0
>
> _______________________________________________
> amd-gfx mailing list
> amd-gfx at lists.freedesktop.org
> https://nam11.safelinks.protection.outlook.com/?url=https%3A%2F%2Flists.free
> desktop.org%2Fmailman%2Flistinfo%2Famd-
> gfx&data=02%7C01%7Cevan.quan%40amd.com%7C6d2832e1dbb641656e
> 9808d78263d06c%7C3dd8961fe4884e608e11a82d994e183d%7C0%7C0%7C637
> 121237626177402&sdata=QPVaM%2Bcv3Mwql5VXrEzZy%2BHJyZh%2FZ1
> 8DwwmcWko9FHQ%3D&reserved=0
More information about the amd-gfx
mailing list