[PATCH 03/17] drm/amdgpu: add jpeg enc register offsets

boyuan.zhang at amd.com boyuan.zhang at amd.com
Thu Jul 4 16:04:15 UTC 2019


From: Boyuan Zhang <boyuan.zhang at amd.com>

Add jpeg encode registers offsets.

Signed-off-by: Boyuan Zhang <boyuan.zhang at amd.com>
Reviewed-by: Alex Deucher <alexander.deucher at amd.com>
---
 drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c | 19 +++++++++++++++++++
 1 file changed, 19 insertions(+)

diff --git a/drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c b/drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c
index 1b9770cb650b..4bdd73c33262 100644
--- a/drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c
+++ b/drivers/gpu/drm/amd/amdgpu/vcn_v2_0.c
@@ -64,7 +64,26 @@
 #define mmUVD_JRBC_STATUS_INTERNAL_OFFSET				0x4089
 #define mmUVD_JPEG_PITCH_INTERNAL_OFFSET				0x401f
 
+#define mmUVD_JRBC_ENC_EXTERNAL_REG_INTERNAL_OFFSET 			0x1ffff
+#define mmUVD_JPEG_ENC_GPCOM_CMD_INTERNAL_OFFSET			0x406e
+#define mmUVD_JPEG_ENC_GPCOM_DATA0_INTERNAL_OFFSET			0x406f
+#define mmUVD_JPEG_ENC_GPCOM_DATA1_INTERNAL_OFFSET			0x4070
+#define mmUVD_LMI_EJRBC_RB_MEM_WR_64BIT_BAR_LOW_INTERNAL_OFFSET		0x4100
+#define mmUVD_LMI_EJRBC_RB_MEM_WR_64BIT_BAR_HIGH_INTERNAL_OFFSET 	0x4101
+#define mmUVD_JMI_ENC_JRBC_IB_VMID_INTERNAL_OFFSET			0x40d2
+#define mmUVD_JMI_ENC_JPEG_VMID_INTERNAL_OFFSET				0x40d4
+#define mmUVD_LMI_EJRBC_IB_64BIT_BAR_LOW_INTERNAL_OFFSET 		0x40fe
+#define mmUVD_LMI_EJRBC_IB_64BIT_BAR_HIGH_INTERNAL_OFFSET		0x40ff
+#define mmUVD_JRBC_ENC_IB_SIZE_INTERNAL_OFFSET				0x40a2
+#define mmUVD_LMI_EJRBC_RB_MEM_RD_64BIT_BAR_LOW_INTERNAL_OFFSET		0x4102
+#define mmUVD_LMI_EJRBC_RB_MEM_RD_64BIT_BAR_HIGH_INTERNAL_OFFSET 	0x4103
+#define mmUVD_JRBC_ENC_RB_COND_RD_TIMER_INTERNAL_OFFSET			0x40a5
+#define mmUVD_JRBC_ENC_RB_REF_DATA_INTERNAL_OFFSET			0x40a4
+#define mmUVD_JRBC_ENC_STATUS_INTERNAL_OFFSET				0x40a9
+#define mmUVD_JPEG_ENC_SCRATCH0_INTERNAL_OFFSET				0x4076
+
 #define JRBC_DEC_EXTERNAL_REG_WRITE_ADDR				0x18000
+#define JRBC_ENC_EXTERNAL_REG_WRITE_ADDR				0x1c000
 
 static int vcn_v2_0_stop(struct amdgpu_device *adev);
 static void vcn_v2_0_set_dec_ring_funcs(struct amdgpu_device *adev);
-- 
2.17.1



More information about the amd-gfx mailing list