[PATCH] drm/amd/powerplay: remove redundancy debug log in smu
Wang, Kevin(Yang)
Kevin1.Wang at amd.com
Fri Jul 19 08:11:02 UTC 2019
remove redundacy debug log in smu.
eg:
[ 6897.969447] amdgpu: [powerplay] smu 11 clk dpm feature 1 is not enabled
[ 6897.969448] amdgpu: [powerplay] smu 11 clk dpm feature 1 is not enabled
[ 6897.969448] amdgpu: [powerplay] smu 11 clk dpm feature 1 is not enabled
[ 6899.024114] amdgpu: [powerplay] Unsupported SMU message: 38
[ 6899.024151] amdgpu: [powerplay] smu 11 clk dpm feature 1 is not enabled
[ 6899.024151] amdgpu: [powerplay] smu 11 clk dpm feature 1 is not enabled
[ 6899.024152] amdgpu: [powerplay] smu 11 clk dpm feature 1 is not enabled
[ 6900.078296] amdgpu: [powerplay] Unsupported SMU message: 38
[ 6900.078332] amdgpu: [powerplay] smu 11 clk dpm feature 1 is not enabled
[ 6900.078332] amdgpu: [powerplay] smu 11 clk dpm feature 1 is not enabled
[ 6900.078333] amdgpu: [powerplay] smu 11 clk dpm feature 1 is not enabled
[ 6901.133230] amdgpu: [powerplay] Unsupported SMU message: 38
Signed-off-by: Kevin Wang <kevin1.wang at amd.com>
---
drivers/gpu/drm/amd/powerplay/amdgpu_smu.c | 1 -
drivers/gpu/drm/amd/powerplay/navi10_ppt.c | 6 ------
drivers/gpu/drm/amd/powerplay/vega20_ppt.c | 6 ------
3 files changed, 13 deletions(-)
diff --git a/drivers/gpu/drm/amd/powerplay/amdgpu_smu.c b/drivers/gpu/drm/amd/powerplay/amdgpu_smu.c
index 391ce7c08c66..05b91bc5054c 100644
--- a/drivers/gpu/drm/amd/powerplay/amdgpu_smu.c
+++ b/drivers/gpu/drm/amd/powerplay/amdgpu_smu.c
@@ -236,7 +236,6 @@ bool smu_clk_dpm_is_enabled(struct smu_context *smu, enum smu_clk_type clk_type)
}
if(!smu_feature_is_enabled(smu, feature_id)) {
- pr_warn("smu %d clk dpm feature %d is not enabled\n", clk_type, feature_id);
return false;
}
diff --git a/drivers/gpu/drm/amd/powerplay/navi10_ppt.c b/drivers/gpu/drm/amd/powerplay/navi10_ppt.c
index a3c82867e431..46e2913e4af4 100644
--- a/drivers/gpu/drm/amd/powerplay/navi10_ppt.c
+++ b/drivers/gpu/drm/amd/powerplay/navi10_ppt.c
@@ -217,7 +217,6 @@ static int navi10_get_smu_msg_index(struct smu_context *smc, uint32_t index)
mapping = navi10_message_map[index];
if (!(mapping.valid_mapping)) {
- pr_warn("Unsupported SMU message: %d\n", index);
return -EINVAL;
}
@@ -233,7 +232,6 @@ static int navi10_get_smu_clk_index(struct smu_context *smc, uint32_t index)
mapping = navi10_clk_map[index];
if (!(mapping.valid_mapping)) {
- pr_warn("Unsupported SMU clock: %d\n", index);
return -EINVAL;
}
@@ -249,7 +247,6 @@ static int navi10_get_smu_feature_index(struct smu_context *smc, uint32_t index)
mapping = navi10_feature_mask_map[index];
if (!(mapping.valid_mapping)) {
- pr_warn("Unsupported SMU feature: %d\n", index);
return -EINVAL;
}
@@ -265,7 +262,6 @@ static int navi10_get_smu_table_index(struct smu_context *smc, uint32_t index)
mapping = navi10_table_map[index];
if (!(mapping.valid_mapping)) {
- pr_warn("Unsupported SMU table: %d\n", index);
return -EINVAL;
}
@@ -281,7 +277,6 @@ static int navi10_get_pwr_src_index(struct smu_context *smc, uint32_t index)
mapping = navi10_pwr_src_map[index];
if (!(mapping.valid_mapping)) {
- pr_warn("Unsupported power source: %d\n", index);
return -EINVAL;
}
@@ -298,7 +293,6 @@ static int navi10_get_workload_type(struct smu_context *smu, enum PP_SMC_POWER_P
mapping = navi10_workload_map[profile];
if (!(mapping.valid_mapping)) {
- pr_warn("Unsupported workload: %d\n", (int)profile);
return -EINVAL;
}
diff --git a/drivers/gpu/drm/amd/powerplay/vega20_ppt.c b/drivers/gpu/drm/amd/powerplay/vega20_ppt.c
index ff74ac76805d..bcd0efaf7bbd 100644
--- a/drivers/gpu/drm/amd/powerplay/vega20_ppt.c
+++ b/drivers/gpu/drm/amd/powerplay/vega20_ppt.c
@@ -232,7 +232,6 @@ static int vega20_get_smu_table_index(struct smu_context *smc, uint32_t index)
mapping = vega20_table_map[index];
if (!(mapping.valid_mapping)) {
- pr_warn("Unsupported SMU table: %d\n", index);
return -EINVAL;
}
@@ -248,7 +247,6 @@ static int vega20_get_pwr_src_index(struct smu_context *smc, uint32_t index)
mapping = vega20_pwr_src_map[index];
if (!(mapping.valid_mapping)) {
- pr_warn("Unsupported power source: %d\n", index);
return -EINVAL;
}
@@ -264,7 +262,6 @@ static int vega20_get_smu_feature_index(struct smu_context *smc, uint32_t index)
mapping = vega20_feature_mask_map[index];
if (!(mapping.valid_mapping)) {
- pr_warn("Unsupported SMU feature: %d\n", index);
return -EINVAL;
}
@@ -280,7 +277,6 @@ static int vega20_get_smu_clk_index(struct smu_context *smc, uint32_t index)
mapping = vega20_clk_map[index];
if (!(mapping.valid_mapping)) {
- pr_warn("Unsupported SMU clock: %d\n", index);
return -EINVAL;
}
@@ -296,7 +292,6 @@ static int vega20_get_smu_msg_index(struct smu_context *smc, uint32_t index)
mapping = vega20_message_map[index];
if (!(mapping.valid_mapping)) {
- pr_warn("Unsupported SMU message: %d\n", index);
return -EINVAL;
}
@@ -312,7 +307,6 @@ static int vega20_get_workload_type(struct smu_context *smu, enum PP_SMC_POWER_P
mapping = vega20_workload_map[profile];
if (!(mapping.valid_mapping)) {
- pr_warn("Unsupported SMU workload: %d\n", (int)profile);
return -EINVAL;
}
--
2.22.0
More information about the amd-gfx
mailing list