[PATCH 254/459] amd/powerplay: update the vcn pg
Alex Deucher
alexdeucher at gmail.com
Mon Jun 17 19:30:21 UTC 2019
From: Kenneth Feng <kenneth.feng at amd.com>
update the vcn pg function in navi10.
Signed-off-by: Kenneth Feng <kenneth.feng at amd.com>
Reviewed-by: Evan Quan <evan.quan at amd.com>
Signed-off-by: Alex Deucher <alexander.deucher at amd.com>
---
drivers/gpu/drm/amd/powerplay/inc/amdgpu_smu.h | 6 ++++++
drivers/gpu/drm/amd/powerplay/navi10_ppt.c | 14 ++++++++++----
2 files changed, 16 insertions(+), 4 deletions(-)
diff --git a/drivers/gpu/drm/amd/powerplay/inc/amdgpu_smu.h b/drivers/gpu/drm/amd/powerplay/inc/amdgpu_smu.h
index b62d272380d5..a4812c05c09c 100644
--- a/drivers/gpu/drm/amd/powerplay/inc/amdgpu_smu.h
+++ b/drivers/gpu/drm/amd/powerplay/inc/amdgpu_smu.h
@@ -439,9 +439,15 @@ struct smu_dpm_context {
struct mclock_latency_table *mclk_latency_table;
};
+struct smu_power_gate {
+ bool uvd_gated;
+ bool vce_gated;
+};
+
struct smu_power_context {
void *power_context;
uint32_t power_context_size;
+ struct smu_power_gate power_gate;
};
diff --git a/drivers/gpu/drm/amd/powerplay/navi10_ppt.c b/drivers/gpu/drm/amd/powerplay/navi10_ppt.c
index 186c5726580a..cea5704e3f4f 100644
--- a/drivers/gpu/drm/amd/powerplay/navi10_ppt.c
+++ b/drivers/gpu/drm/amd/powerplay/navi10_ppt.c
@@ -521,15 +521,21 @@ static int navi10_set_default_dpm_table(struct smu_context *smu)
static int navi10_dpm_set_uvd_enable(struct smu_context *smu, bool enable)
{
int ret = 0;
+ struct smu_power_context *smu_power = &smu->smu_power;
+ struct smu_power_gate *power_gate = &smu_power->power_gate;
- if (enable) {
+ if (enable && power_gate->uvd_gated) {
ret = smu_send_smc_msg_with_param(smu, SMU_MSG_PowerUpVcn, 1);
if (ret)
return ret;
+ power_gate->uvd_gated = false;
} else {
- ret = smu_send_smc_msg(smu, SMU_MSG_PowerDownVcn);
- if (ret)
- return ret;
+ if (!enable && !power_gate->uvd_gated) {
+ ret = smu_send_smc_msg(smu, SMU_MSG_PowerDownVcn);
+ if (ret)
+ return ret;
+ power_gate->uvd_gated = true;
+ }
}
return 0;
--
2.20.1
More information about the amd-gfx
mailing list