[PATCH] drm/amd/pm: set VCN pg per instances

Zhou1, Tao Tao.Zhou1 at amd.com
Fri Aug 21 08:43:52 UTC 2020


[AMD Public Use]

Reviewed-by: Tao Zhou <tao.zhou1 at amd.com>

> -----Original Message-----
> From: Jiansong Chen <Jiansong.Chen at amd.com>
> Sent: Friday, August 21, 2020 4:36 PM
> To: amd-gfx at lists.freedesktop.org
> Cc: Zhou1, Tao <Tao.Zhou1 at amd.com>; Lazar, Lijo <Lijo.Lazar at amd.com>;
> Chen, Jiansong (Simon) <Jiansong.Chen at amd.com>
> Subject: [PATCH] drm/amd/pm: set VCN pg per instances
> 
> When deciding whether to set pg for vcn1, instances number is more generic
> than chip name.
> 
> Signed-off-by: Jiansong Chen <Jiansong.Chen at amd.com>
> Change-Id: I5bf3f024ac499c347e3ea72563ae75e4a540f321
> ---
>  drivers/gpu/drm/amd/pm/swsmu/smu11/sienna_cichlid_ppt.c | 4 ++--
>  1 file changed, 2 insertions(+), 2 deletions(-)
> 
> diff --git a/drivers/gpu/drm/amd/pm/swsmu/smu11/sienna_cichlid_ppt.c
> b/drivers/gpu/drm/amd/pm/swsmu/smu11/sienna_cichlid_ppt.c
> index d2320ce7ef0d..66d655958a78 100644
> --- a/drivers/gpu/drm/amd/pm/swsmu/smu11/sienna_cichlid_ppt.c
> +++ b/drivers/gpu/drm/amd/pm/swsmu/smu11/sienna_cichlid_ppt.c
> @@ -783,7 +783,7 @@ static int sienna_cichlid_dpm_set_vcn_enable(struct
> smu_context *smu, bool enabl
>  			ret = smu_cmn_send_smc_msg_with_param(smu,
> SMU_MSG_PowerUpVcn, 0, NULL);
>  			if (ret)
>  				return ret;
> -			if (adev->asic_type == CHIP_SIENNA_CICHLID) {
> +			if (adev->vcn.num_vcn_inst > 1) {
>  				ret =
> smu_cmn_send_smc_msg_with_param(smu, SMU_MSG_PowerUpVcn,
>  								  0x10000,
> NULL);
>  				if (ret)
> @@ -795,7 +795,7 @@ static int sienna_cichlid_dpm_set_vcn_enable(struct
> smu_context *smu, bool enabl
>  			ret = smu_cmn_send_smc_msg_with_param(smu,
> SMU_MSG_PowerDownVcn, 0, NULL);
>  			if (ret)
>  				return ret;
> -			if (adev->asic_type == CHIP_SIENNA_CICHLID) {
> +			if (adev->vcn.num_vcn_inst > 1) {
>  				ret =
> smu_cmn_send_smc_msg_with_param(smu, SMU_MSG_PowerDownVcn,
>  								  0x10000,
> NULL);
>  				if (ret)
> --
> 2.25.1


More information about the amd-gfx mailing list