[PATCH v2 12/12] x86/traps: Fix up invalid PASID
tony.luck at intel.com
Mon Jun 15 17:11:02 UTC 2020
>> The heuristic always initializes the MSR with the per mm PASID IIF the
>> mm has a valid PASID but the MSR doesn't have one. This heuristic usually
>> happens only once on the first #GP in a thread.
> But it doesn't guarantee the PASID is the right one. Suppose both the mm
> has a PASID and the MSR has a VALID one, but the MSR isn't the mm one.
> Then we NO-OP. So if the exception was due to us having the wrong PASID,
> we stuck.
ENQCMD only checks the 'valid' bit of the IA32_PASID MSR to decide whether
to #GP or not. H/W has no concept of the "right" pasid value.
If IA32_PASID is valid with the wrong value ... then the system is about to
see some major corruption because the operations in the accelerator are
not going to translate to the physical addresses for pages owned by the process
that issued the ENQCMD.
More information about the amd-gfx