[enable VCN2.0 for NV12 SRIOV 2/6] drm/amdgpu: disable jpeg block for SRIOV

Leo Liu leo.liu at amd.com
Thu Mar 5 16:01:08 UTC 2020


On 2020-03-05 8:39 a.m., Liu, Monk wrote:
> This is not supported by MMSCH FW...

With this added to commit message, this patch is:

Reviewed-by: Leo Liu <leo.liu at amd.com>



>
> _____________________________________
> Monk Liu|GPU Virtualization Team |AMD
>
>
> -----Original Message-----
> From: Christian König <ckoenig.leichtzumerken at gmail.com>
> Sent: Thursday, March 5, 2020 9:38 PM
> To: Liu, Monk <Monk.Liu at amd.com>; amd-gfx at lists.freedesktop.org
> Subject: Re: [enable VCN2.0 for NV12 SRIOV 2/6] drm/amdgpu: disable jpeg block for SRIOV
>
> A commit message explaining why we disable it and if it could be enabled again or if this is permanent would be nice to have.
>
> Christian.
>
> Am 05.03.20 um 14:33 schrieb Monk Liu:
>> Signed-off-by: Monk Liu <Monk.Liu at amd.com>
>> ---
>>    drivers/gpu/drm/amd/amdgpu/nv.c | 3 ++-
>>    1 file changed, 2 insertions(+), 1 deletion(-)
>>
>> diff --git a/drivers/gpu/drm/amd/amdgpu/nv.c
>> b/drivers/gpu/drm/amd/amdgpu/nv.c index 2d1bebd..033cbbc 100644
>> --- a/drivers/gpu/drm/amd/amdgpu/nv.c
>> +++ b/drivers/gpu/drm/amd/amdgpu/nv.c
>> @@ -516,7 +516,8 @@ int nv_set_ip_blocks(struct amdgpu_device *adev)
>>    		    !amdgpu_sriov_vf(adev))
>>    			amdgpu_device_ip_block_add(adev, &smu_v11_0_ip_block);
>>    		amdgpu_device_ip_block_add(adev, &vcn_v2_0_ip_block);
>> -		amdgpu_device_ip_block_add(adev, &jpeg_v2_0_ip_block);
>> +		if (!amdgpu_sriov_vf(adev))
>> +			amdgpu_device_ip_block_add(adev, &jpeg_v2_0_ip_block);
>>    		break;
>>    	default:
>>    		return -EINVAL;
> _______________________________________________
> amd-gfx mailing list
> amd-gfx at lists.freedesktop.org
> https://nam11.safelinks.protection.outlook.com/?url=https%3A%2F%2Flists.freedesktop.org%2Fmailman%2Flistinfo%2Famd-gfx&data=02%7C01%7Cleo.liu%40amd.com%7C73f28c93e88241bc4c5908d7c10a96e3%7C3dd8961fe4884e608e11a82d994e183d%7C0%7C0%7C637190123555130366&sdata=CVcac9dEWc3mR0oNkcrkOTtxXqvdtjzEN78c%2FBYty8E%3D&reserved=0


More information about the amd-gfx mailing list