[PATCH] drm/amd/amdgpu: Add missing GRBM bits for GFX 10.1
Alex Deucher
alexdeucher at gmail.com
Mon May 11 15:33:11 UTC 2020
On Mon, May 11, 2020 at 6:29 AM Tom St Denis <tom.stdenis at amd.com> wrote:
>
> Requested bits for UMR support
>
> Signed-off-by: Tom St Denis <tom.stdenis at amd.com>
Reviewed-by: Alex Deucher <alexander.deucher at amd.com>
> ---
> drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h | 4 ++++
> 1 file changed, 4 insertions(+)
>
> diff --git a/drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h b/drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h
> index e7db6f9f9c86..8b0b9a2a8fed 100644
> --- a/drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h
> +++ b/drivers/gpu/drm/amd/include/asic_reg/gc/gc_10_1_0_sh_mask.h
> @@ -5599,6 +5599,7 @@
> #define GRBM_PWR_CNTL__ALL_REQ_EN_MASK 0x00008000L
> //GRBM_STATUS
> #define GRBM_STATUS__ME0PIPE0_CMDFIFO_AVAIL__SHIFT 0x0
> +#define GRBM_STATUS__RSMU_RQ_PENDING__SHIFT 0x5
> #define GRBM_STATUS__ME0PIPE0_CF_RQ_PENDING__SHIFT 0x7
> #define GRBM_STATUS__ME0PIPE0_PF_RQ_PENDING__SHIFT 0x8
> #define GRBM_STATUS__GDS_DMA_RQ_PENDING__SHIFT 0x9
> @@ -5619,6 +5620,7 @@
> #define GRBM_STATUS__CB_BUSY__SHIFT 0x1e
> #define GRBM_STATUS__GUI_ACTIVE__SHIFT 0x1f
> #define GRBM_STATUS__ME0PIPE0_CMDFIFO_AVAIL_MASK 0x0000000FL
> +#define GRBM_STATUS__RSMU_RQ_PENDING_MASK 0x00000020L
> #define GRBM_STATUS__ME0PIPE0_CF_RQ_PENDING_MASK 0x00000080L
> #define GRBM_STATUS__ME0PIPE0_PF_RQ_PENDING_MASK 0x00000100L
> #define GRBM_STATUS__GDS_DMA_RQ_PENDING_MASK 0x00000200L
> @@ -5832,6 +5834,7 @@
> #define GRBM_READ_ERROR__READ_ERROR_MASK 0x80000000L
> //GRBM_READ_ERROR2
> #define GRBM_READ_ERROR2__READ_REQUESTER_CPF__SHIFT 0x10
> +#define GRBM_READ_ERROR2__READ_REQUESTER_RSMU__SHIFT 0x11
> #define GRBM_READ_ERROR2__READ_REQUESTER_RLC__SHIFT 0x12
> #define GRBM_READ_ERROR2__READ_REQUESTER_GDS_DMA__SHIFT 0x13
> #define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE0_CF__SHIFT 0x14
> @@ -5847,6 +5850,7 @@
> #define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE2__SHIFT 0x1e
> #define GRBM_READ_ERROR2__READ_REQUESTER_ME2PIPE3__SHIFT 0x1f
> #define GRBM_READ_ERROR2__READ_REQUESTER_CPF_MASK 0x00010000L
> +#define GRBM_READ_ERROR2__READ_REQUESTER_RSMU_MASK 0x00020000L
> #define GRBM_READ_ERROR2__READ_REQUESTER_RLC_MASK 0x00040000L
> #define GRBM_READ_ERROR2__READ_REQUESTER_GDS_DMA_MASK 0x00080000L
> #define GRBM_READ_ERROR2__READ_REQUESTER_ME0PIPE0_CF_MASK 0x00100000L
> --
> 2.26.2
>
> _______________________________________________
> amd-gfx mailing list
> amd-gfx at lists.freedesktop.org
> https://lists.freedesktop.org/mailman/listinfo/amd-gfx
More information about the amd-gfx
mailing list