[PATCH 00/33] DC Patches - 29 October 2020

Aurabindo Pillai aurabindo.pillai at amd.com
Wed Oct 21 14:22:24 UTC 2020


This DC patchset brings improvements in multiple areas. In summary, we highlight:
 
* DC version 3.2.108
* Firmware release 0.0.38
* Tracing additions
* Improvements & fixes across ODM, DSC, watermarks and others.

--

Alvin Lee (2):
  drm/amd/display: Set WM set A to 0 if full pstate not supported
  drm/amd/display: Update GSL state if leaving immediate flip

Anthony Koo (2):
  drm/amd/display: [FW Promotion] Release 0.0.37
  drm/amd/display: [FW Promotion] Release 0.0.38

Aric Cyr (3):
  drm/amd/display: 3.2.107
  drm/amd/display: Don't trigger flip twice when ODM combine in use
  drm/amd/display: 3.2.108

Ashley Thomas (1):
  drm/amd/display: Source minimum HBlank support

Brandon Syu (1):
  drm/amd/display: skip avmute action

Clark (1):
  drm/amd/display: Fix max brightness pixel accuracy

Derek Lai (1):
  drm/amd/display: combined user regamma and OS GAMMA_CS_TFM_1D

Dmytro Laktyushkin (3):
  drm/amd/display: add dcn21 bw validation
  drm/amd/display: enable odm + full screen mpo on dcn21
  drm/amd/display: prevent null pointer access

Eryk Brol (1):
  drm/amd/display: Reverting "Add connector to the state if DSC debugfs
    is set"

George Shen (1):
  drm/amd/display: Removed unreferenced variables.

Isabel Zhang (1):
  drm/amd/display: Revert check for flip pending before locking pipes

Martin Leung (2):
  drm/amd/display: adding reading OEM init_data to dcn3
  drm/amd/display: adding ddc_gpio_vga_reg_list to ddc reg def'ns

Nikola Cornij (1):
  drm/amd/display: Add an option to limit max DSC target bpp per sink

Reza Amini (1):
  drm/amd/display: Define PSR ERROR Status bit VSC_SDP

Rodrigo Siqueira (5):
  drm/amd/display: Decouple amdgpu_dm_trace from service
  drm/amd/display: Rework registers tracepoint
  drm/amd/display: Add tracepoint for amdgpu_dm
  drm/amd/display: Add pipe_state tracepoint
  drm/amd/display: Add tracepoint for capturing clocks state

Roman Li (1):
  drm/amd/display: Refactor ABM_MASK_SH_LIST_DCN301 naming

Sung Lee (2):
  drm/amd/display: Add Bounding Box State for Low DF PState but High
    Voltage State
  drm/amd/display: DCN2.1 Disable 48MHz Powerdown Debug Option

Taimur Hassan (1):
  drm/amd/display: Raise DPG height during timing synchronization

Yongqiang Sun (1):
  drm/amd/display: Reduce height of visual confirm on right side.

Yu-Ting Shen (1):
  drm/amd/display: disable seamless boot for VSC_SDP

jinlong zhang (1):
  drm/amd/display: Using udelay for specific dongle while edid return
    defer

 .../gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c |  97 +--
 .../display/amdgpu_dm/amdgpu_dm_mst_types.c   |   4 +-
 .../display/amdgpu_dm/amdgpu_dm_services.c    |  17 +-
 .../amd/display/amdgpu_dm/amdgpu_dm_trace.h   | 565 +++++++++++++++++-
 .../amd/display/dc/clk_mgr/dcn21/rn_clk_mgr.c |   2 +-
 drivers/gpu/drm/amd/display/dc/core/dc.c      |  30 +-
 .../gpu/drm/amd/display/dc/core/dc_debug.c    |   2 +
 drivers/gpu/drm/amd/display/dc/core/dc_link.c |   5 +-
 .../gpu/drm/amd/display/dc/core/dc_link_ddc.c |   7 +
 .../gpu/drm/amd/display/dc/core/dc_link_dp.c  |  39 +-
 .../gpu/drm/amd/display/dc/core/dc_resource.c |   8 +
 drivers/gpu/drm/amd/display/dc/core/dc_sink.c |   1 -
 drivers/gpu/drm/amd/display/dc/dc.h           |   6 +-
 drivers/gpu/drm/amd/display/dc/dc_dsc.h       |  10 +-
 drivers/gpu/drm/amd/display/dc/dc_helper.c    |  26 -
 drivers/gpu/drm/amd/display/dc/dc_trace.h     |  39 ++
 drivers/gpu/drm/amd/display/dc/dc_types.h     |   2 +
 drivers/gpu/drm/amd/display/dc/dce/dce_abm.h  |   4 +-
 drivers/gpu/drm/amd/display/dc/dce/dce_aux.c  |   4 +-
 .../amd/display/dc/dce100/dce100_resource.c   |   1 +
 .../amd/display/dc/dce110/dce110_resource.c   |   1 +
 .../amd/display/dc/dce112/dce112_resource.c   |   1 +
 .../amd/display/dc/dce120/dce120_resource.c   |   1 +
 .../drm/amd/display/dc/dce80/dce80_resource.c |   3 +
 .../drm/amd/display/dc/dcn10/dcn10_dpp_dscl.c |   2 +-
 .../amd/display/dc/dcn10/dcn10_hw_sequencer.c | 157 +----
 .../amd/display/dc/dcn10/dcn10_hw_sequencer.h |   2 +-
 .../gpu/drm/amd/display/dc/dcn10/dcn10_init.c |   1 -
 .../gpu/drm/amd/display/dc/dcn10/dcn10_opp.c  |   1 +
 .../drm/amd/display/dc/dcn10/dcn10_resource.c |   1 +
 .../drm/amd/display/dc/dcn20/dcn20_hwseq.c    |   2 +-
 .../gpu/drm/amd/display/dc/dcn20/dcn20_init.c |   1 -
 .../gpu/drm/amd/display/dc/dcn20/dcn20_opp.c  |  12 +
 .../gpu/drm/amd/display/dc/dcn20/dcn20_opp.h  |   4 +
 .../drm/amd/display/dc/dcn20/dcn20_resource.c |  17 +-
 .../drm/amd/display/dc/dcn20/dcn20_resource.h |   3 +
 .../gpu/drm/amd/display/dc/dcn21/dcn21_init.c |   1 -
 .../drm/amd/display/dc/dcn21/dcn21_resource.c | 206 ++++++-
 .../gpu/drm/amd/display/dc/dcn30/dcn30_init.c |   1 -
 .../drm/amd/display/dc/dcn30/dcn30_resource.c |  48 +-
 drivers/gpu/drm/amd/display/dc/dm_services.h  |  42 +-
 drivers/gpu/drm/amd/display/dc/dsc/dc_dsc.c   |  24 +-
 .../display/dc/gpio/dcn30/hw_factory_dcn30.c  |  12 +
 .../gpu/drm/amd/display/dc/inc/core_status.h  |   2 +
 .../drm/amd/display/dc/inc/hw/link_encoder.h  |   3 +-
 drivers/gpu/drm/amd/display/dc/inc/hw/opp.h   |   5 +
 .../gpu/drm/amd/display/dc/inc/hw_sequencer.h |   2 -
 .../gpu/drm/amd/display/dmub/inc/dmub_cmd.h   |  27 +-
 .../amd/display/include/ddc_service_types.h   |   2 +
 .../gpu/drm/amd/display/include/dpcd_defs.h   |   1 +
 .../amd/display/modules/color/color_gamma.c   | 122 +++-
 .../amd/display/modules/color/color_gamma.h   |   6 +-
 52 files changed, 1206 insertions(+), 376 deletions(-)
 create mode 100644 drivers/gpu/drm/amd/display/dc/dc_trace.h

-- 
2.25.1



More information about the amd-gfx mailing list