[PATCH v2 3/3] drm/amd/pm: Reset max GFX clock after disabling determinism

Lazar, Lijo Lijo.Lazar at amd.com
Mon May 17 08:40:16 UTC 2021


[AMD Public Use]

When determinism mode is disabled on aldebaran, max GFX clock will
be reset to default max frequency value.

Signed-off-by: Lijo Lazar lijo.lazar at amd.com<mailto:lijo.lazar at amd.com>
---
drivers/gpu/drm/amd/pm/swsmu/smu13/aldebaran_ppt.c | 11 ++++++++---
1 file changed, 8 insertions(+), 3 deletions(-)

diff --git a/drivers/gpu/drm/amd/pm/swsmu/smu13/aldebaran_ppt.c b/drivers/gpu/drm/amd/pm/swsmu/smu13/aldebaran_ppt.c
index d27ed2954705..34afea71f1b3 100644
--- a/drivers/gpu/drm/amd/pm/swsmu/smu13/aldebaran_ppt.c
+++ b/drivers/gpu/drm/amd/pm/swsmu/smu13/aldebaran_ppt.c
@@ -1129,12 +1129,17 @@ static int aldebaran_set_performance_level(struct smu_context *smu,
                                                                                  enum amd_dpm_forced_level level)
{
               struct smu_dpm_context *smu_dpm = &(smu->smu_dpm);
+             struct smu_13_0_dpm_context *dpm_context = smu_dpm->dpm_context;
+             struct smu_13_0_dpm_table *gfx_table =
+                             &dpm_context->dpm_tables.gfx_table;
+             struct smu_umd_pstate_table *pstate_table = &smu->pstate_table;
                /* Disable determinism if switching to another mode */
-              if ((smu_dpm->dpm_level == AMD_DPM_FORCED_LEVEL_PERF_DETERMINISM)
-                                              && (level != AMD_DPM_FORCED_LEVEL_PERF_DETERMINISM))
+             if ((smu_dpm->dpm_level == AMD_DPM_FORCED_LEVEL_PERF_DETERMINISM) &&
+                 (level != AMD_DPM_FORCED_LEVEL_PERF_DETERMINISM)) {
                               smu_cmn_send_smc_msg(smu, SMU_MSG_DisableDeterminism, NULL);
-
+                             pstate_table->gfxclk_pstate.curr.max = gfx_table->max;
+             }
                switch (level) {
--
2.17.1

-------------- next part --------------
An HTML attachment was scrubbed...
URL: <https://lists.freedesktop.org/archives/amd-gfx/attachments/20210517/59eac7eb/attachment.htm>


More information about the amd-gfx mailing list