[PATCH 1/6] drm/amd/pm: Add ASIC independent throttle bits

Graham Sider Graham.Sider at amd.com
Thu May 20 14:29:25 UTC 2021


Add new defines for thermal throttle status bits which are ASIC
independent. This bit field will be visible to userspace via
gpu_metrics, replacing the previous ASIC dependent bit fields.
---
 drivers/gpu/drm/amd/pm/inc/amdgpu_smu.h | 32 +++++++++++++++++++++++++
 1 file changed, 32 insertions(+)

diff --git a/drivers/gpu/drm/amd/pm/inc/amdgpu_smu.h b/drivers/gpu/drm/amd/pm/inc/amdgpu_smu.h
index 523f9d2982e9..fbbebb1da913 100644
--- a/drivers/gpu/drm/amd/pm/inc/amdgpu_smu.h
+++ b/drivers/gpu/drm/amd/pm/inc/amdgpu_smu.h
@@ -35,6 +35,38 @@
 
 #define SMU_DPM_USER_PROFILE_RESTORE (1 << 0)
 
+#define INDEP_THROTTLER_PPT0_BIT		0
+#define INDEP_THROTTLER_PPT1_BIT		1
+#define INDEP_THROTTLER_PPT2_BIT		2
+#define INDEP_THROTTLER_PPT3_BIT		3
+#define INDEP_THROTTLER_TDC_GFX_BIT		4
+#define INDEP_THROTTLER_TDC_SOC_BIT		5
+#define INDEP_THROTTLER_TDC_HBM_BIT		6
+#define INDEP_THROTTLER_TEMP_GPU_BIT		7
+#define INDEP_THROTTLER_TEMP_MEM_BIT		8
+#define INDEP_THROTTLER_TEMP_EDGE_BIT		9
+#define INDEP_THROTTLER_TEMP_HOTSPOT_BIT	10
+#define INDEP_THROTTLER_TEMP_VR_GFX_BIT		11
+#define INDEP_THROTTLER_TEMP_VR_SOC_BIT		12
+#define INDEP_THROTTLER_TEMP_VR_MEM_BIT		13
+#define INDEP_THROTTLER_TEMP_LIQUID_BIT		14
+#define INDEP_THROTTLER_APCC_BIT		15
+#define INDEP_THROTTLER_PPM_BIT			16
+#define INDEP_THROTTLER_FIT_BIT			17
+#define INDEP_THROTTLER_VRHOT0_BIT		18
+#define INDEP_THROTTLER_VRHOT1_BIT		19
+#define INDEP_THROTTLER_STATUS_BIT_SPL		20
+#define INDEP_THROTTLER_STATUS_BIT_FPPT		21
+#define INDEP_THROTTLER_STATUS_BIT_SPPT		22
+#define INDEP_THROTTLER_STATUS_BIT_SPPT_APU	23
+#define INDEP_THROTTLER_STATUS_BIT_THM_CORE	24
+#define INDEP_THROTTLER_STATUS_BIT_THM_GFX	25
+#define INDEP_THROTTLER_STATUS_BIT_THM_SOC	26
+#define INDEP_THROTTLER_STATUS_BIT_TDC_VDD	27
+#define INDEP_THROTTLER_STATUS_BIT_TDC_SOC	28
+#define INDEP_THROTTLER_STATUS_BIT_TDC_GFX	29
+#define INDEP_THROTTLER_STATUS_BIT_TDC_CVIP	30
+
 struct smu_hw_power_state {
 	unsigned int magic;
 };
-- 
2.17.1



More information about the amd-gfx mailing list