[PATCH 00/15] DC Patches May 24th, 2021
Wheeler, Daniel
Daniel.Wheeler at amd.com
Wed May 26 14:29:17 UTC 2021
[AMD Official Use Only]
Done.
Hi all,
This week this patchset was tested on the following systems:
HP Envy 360, with Ryzen 5 4500U, on the following display types: eDP 1080p 60hz, 4k 60hz (via USB-C to DP/HDMI), 1440p 144hz (via USB-C to DP/HDMI), 1680*1050 60hz (via USB-C to DP and then DP to DVI/VGA)
Sapphire Pulse RX5700XT on the following display types:
4k 60hz (via DP/HDMI), 1440p 144hz (via DP/HDMI), 1680*1050 60hz (via DP to DVI/VGA)
Reference AMD RX6800 on the following display types:
4k 60hz (via DP/HDMI and USB-C to DP/HDMI), 1440p 144hz (via USB-C to DP/HDMI and USB-C to DP/HDMI), 1680*1050 60hz (via DP to DVI/VGA)
Included testing using a Startech DP 1.4 MST hub at 2x 4k 60hz, and 3x 1080p 60hz on all systems.
Tested-by: Daniel Wheeler <daniel.wheeler at amd.com>
Thank you,
Dan Wheeler
Technologist | AMD
SW Display
------------------------------------------------------------------------------------------------------------------
1 Commerce Valley Dr E, Thornhill, ON L3T 7X6
Facebook | Twitter | amd.com
-----Original Message-----
From: amd-gfx <amd-gfx-bounces at lists.freedesktop.org> On Behalf Of Qingqing Zhuo
Sent: May 21, 2021 1:37 PM
To: amd-gfx at lists.freedesktop.org
Cc: Brol, Eryk <Eryk.Brol at amd.com>; Li, Sun peng (Leo) <Sunpeng.Li at amd.com>; Wentland, Harry <Harry.Wentland at amd.com>; Zhuo, Qingqing <Qingqing.Zhuo at amd.com>; Siqueira, Rodrigo <Rodrigo.Siqueira at amd.com>; Li, Roman <Roman.Li at amd.com>; Jacob, Anson <Anson.Jacob at amd.com>; Pillai, Aurabindo <Aurabindo.Pillai at amd.com>; Lakha, Bhawanpreet <Bhawanpreet.Lakha at amd.com>; R, Bindu <Bindu.R at amd.com>
Subject: [PATCH 00/15] DC Patches May 24th, 2021
This DC patchset brings improvements in multiple areas.
In summary, we highlight:
- DC 3.2.137
- Updates on DP configurations and clock recovery API
- Improvements on DSC, link training sequence, etc.
- Fixes on memory leak, ODM scaling, etc.
---
Alvin Lee (1):
drm/amd/display: Implement INBOX0 usage in driver
Aric Cyr (1):
drm/amd/display: 3.2.137
Dmytro Laktyushkin (1):
drm/amd/display: fix odm scaling
Fangzhi Zuo (3):
drm/amd/display: Retrieve DSC Branch Decoder Caps
drm/amd/display: Add Log for SST DSC Determination Policy
drm/amd/display: Refactor SST DSC Determination Policy
Jake Wang (1):
drm/amd/display: Added support for individual control for multiple
back-light instances.
Jimmy Kizito (2):
drm/amd/display: Update DP link configuration.
drm/amd/display: Expand DP module clock recovery API.
Qingqing Zhuo (1):
Revert "drm/amd/display: Refactor and add visual confirm for HW Flip
Queue"
Roman Li (2):
drm/amd/display: Remove redundant safeguards for dmub-srv destroy()
drm/amd/display: Fix potential memory leak in DMUB hw_init
Wenjing Liu (2):
drm/amd/display: add exit training mode and update channel coding in
LT
drm/amd/display: isolate 8b 10b link training sequence into its own
function
hvanzyll (1):
drm/amd/display: disable desktop VRR when using older flip model
.../gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c | 138 +++--
.../display/amdgpu_dm/amdgpu_dm_mst_types.c | 10 +-
.../gpu/drm/amd/display/dc/core/dc_link_dp.c | 307 ++++++---- .../gpu/drm/amd/display/dc/core/dc_resource.c | 568 +++++++-----------
drivers/gpu/drm/amd/display/dc/dc.h | 2 +-
drivers/gpu/drm/amd/display/dc/dc_dmub_srv.c | 9 +
drivers/gpu/drm/amd/display/dc/dc_dmub_srv.h | 2 +
drivers/gpu/drm/amd/display/dc/dc_link.h | 19 +-
drivers/gpu/drm/amd/display/dc/dc_stream.h | 3 +
drivers/gpu/drm/amd/display/dc/dc_types.h | 5 -
drivers/gpu/drm/amd/display/dc/dce/dmub_abm.c | 10 +-
.../drm/amd/display/dc/dce/dmub_hw_lock_mgr.c | 8 +
.../drm/amd/display/dc/dce/dmub_hw_lock_mgr.h | 3 +
.../drm/amd/display/dc/dcn10/dcn10_dpp_dscl.c | 12 +- .../amd/display/dc/dcn10/dcn10_hw_sequencer.c | 31 +-
.../amd/display/dc/dcn10/dcn10_hw_sequencer.h | 6 -
.../gpu/drm/amd/display/dc/dcn10/dcn10_init.c | 1 -
.../gpu/drm/amd/display/dc/dcn10/dcn10_mpc.c | 5 -
.../drm/amd/display/dc/dcn20/dcn20_hwseq.c | 28 +-
.../drm/amd/display/dc/dcn20/dcn20_hwseq.h | 5 -
.../gpu/drm/amd/display/dc/dcn20/dcn20_init.c | 1 -
.../gpu/drm/amd/display/dc/dcn20/dcn20_mpc.c | 2 +-
.../drm/amd/display/dc/dcn20/dcn20_resource.c | 14 +-
.../gpu/drm/amd/display/dc/dcn21/dcn21_init.c | 1 -
.../gpu/drm/amd/display/dc/dcn30/dcn30_init.c | 1 -
.../gpu/drm/amd/display/dc/dcn30/dcn30_mpc.c | 2 +-
.../drm/amd/display/dc/dcn301/dcn301_init.c | 1 -
.../amd/display/dc/dml/display_mode_structs.h | 2 +
.../drm/amd/display/dc/dml/display_mode_vba.c | 13 +
.../gpu/drm/amd/display/dc/inc/dc_link_dp.h | 66 +-
drivers/gpu/drm/amd/display/dc/inc/hw/abm.h | 3 +-
drivers/gpu/drm/amd/display/dc/inc/hw/mpc.h | 3 -
.../gpu/drm/amd/display/dc/inc/hw/transform.h | 4 -
.../gpu/drm/amd/display/dc/inc/hw_sequencer.h | 4 -
drivers/gpu/drm/amd/display/dmub/dmub_srv.h | 1 +
.../amd/display/include/link_service_types.h | 1 +
.../amd/display/modules/freesync/freesync.c | 29 +-
.../amd/display/modules/power/power_helpers.c | 15 +-
.../amd/display/modules/power/power_helpers.h | 3 +-
39 files changed, 683 insertions(+), 655 deletions(-)
--
2.25.1
_______________________________________________
amd-gfx mailing list
amd-gfx at lists.freedesktop.org
https://nam11.safelinks.protection.outlook.com/?url=https%3A%2F%2Flists.freedesktop.org%2Fmailman%2Flistinfo%2Famd-gfx&data=04%7C01%7Cdaniel.wheeler%40amd.com%7C6b3d610e300c439f21d008d91c7f0ac7%7C3dd8961fe4884e608e11a82d994e183d%7C0%7C0%7C637572154238801749%7CUnknown%7CTWFpbGZsb3d8eyJWIjoiMC4wLjAwMDAiLCJQIjoiV2luMzIiLCJBTiI6Ik1haWwiLCJXVCI6Mn0%3D%7C1000&sdata=1Z3LozxAwTip83McN0wJtTVSVHgBJR6HhN87KMjMqnU%3D&reserved=0
More information about the amd-gfx
mailing list