[PATCH 3/3] drm/amdgpu: enable gfxoff routine for GC 10.3.7

Alex Deucher alexdeucher at gmail.com
Tue Mar 1 14:00:14 UTC 2022


Series is:
Reviewed-by: Alex Deucher <alexander.deucher at amd.com>

On Tue, Mar 1, 2022 at 7:30 AM Prike Liang <Prike.Liang at amd.com> wrote:
>
> Enable gfxoff routine for GC 10.3.7.
>
> Signed-off-by: Prike Liang <Prike.Liang at amd.com>
> ---
>  drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c         | 3 +++
>  drivers/gpu/drm/amd/pm/swsmu/smu13/smu_v13_0.c | 1 +
>  2 files changed, 4 insertions(+)
>
> diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c b/drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c
> index e048635435a2..92fdccc4a905 100644
> --- a/drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c
> +++ b/drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c
> @@ -6557,6 +6557,7 @@ static void gfx_v10_0_kiq_setting(struct amdgpu_ring *ring)
>         case IP_VERSION(10, 3, 5):
>         case IP_VERSION(10, 3, 6):
>         case IP_VERSION(10, 3, 3):
> +       case IP_VERSION(10, 3, 7):
>                 tmp = RREG32_SOC15(GC, 0, mmRLC_CP_SCHEDULERS_Sienna_Cichlid);
>                 tmp &= 0xffffff00;
>                 tmp |= (ring->me << 5) | (ring->pipe << 3) | (ring->queue);
> @@ -7857,6 +7858,7 @@ static void gfx_v10_0_set_safe_mode(struct amdgpu_device *adev)
>         case IP_VERSION(10, 3, 5):
>         case IP_VERSION(10, 3, 6):
>         case IP_VERSION(10, 3, 3):
> +       case IP_VERSION(10, 3, 7):
>                 WREG32_SOC15(GC, 0, mmRLC_SAFE_MODE_Sienna_Cichlid, data);
>
>                 /* wait for RLC_SAFE_MODE */
> @@ -7894,6 +7896,7 @@ static void gfx_v10_0_unset_safe_mode(struct amdgpu_device *adev)
>         case IP_VERSION(10, 3, 5):
>         case IP_VERSION(10, 3, 6):
>         case IP_VERSION(10, 3, 3):
> +       case IP_VERSION(10, 3, 7):
>                 WREG32_SOC15(GC, 0, mmRLC_SAFE_MODE_Sienna_Cichlid, data);
>                 break;
>         default:
> diff --git a/drivers/gpu/drm/amd/pm/swsmu/smu13/smu_v13_0.c b/drivers/gpu/drm/amd/pm/swsmu/smu13/smu_v13_0.c
> index 261a3749c089..05783b9b4b9a 100644
> --- a/drivers/gpu/drm/amd/pm/swsmu/smu13/smu_v13_0.c
> +++ b/drivers/gpu/drm/amd/pm/swsmu/smu13/smu_v13_0.c
> @@ -751,6 +751,7 @@ int smu_v13_0_gfx_off_control(struct smu_context *smu, bool enable)
>         switch (adev->ip_versions[MP1_HWIP][0]) {
>         case IP_VERSION(13, 0, 1):
>         case IP_VERSION(13, 0, 3):
> +       case IP_VERSION(13, 0, 8):
>                 if (!(adev->pm.pp_feature & PP_GFXOFF_MASK))
>                         return 0;
>                 if (enable)
> --
> 2.17.1
>


More information about the amd-gfx mailing list