[PATCH 0/8] May 24, 2022
Jasdeep Dhillon
jdhillon at amd.com
Tue May 24 17:46:56 UTC 2022
This DC patchset brings improvements in multiple areas. In summary, we highlight:
*Changes to DP LT fallback behavior to more closely match the DP standard
*Added new interfaces for lut pipeline
*Restore ref_dtblck value when clk struct is cleared in init_clocks
*Fixes DMUB outbox trace in S4
*Fixes lingering DIO FIFO errors when DIO no longer enabled
*Reads Golden Settings Table from VBIOS
Alvin (1):
drm/amd/display: Don't clear ref_dtbclk value
Aric Cyr (1):
drm/amd/display: 3.2.187
Hung, Cruise (1):
drm/amd/display: Fix DMUB outbox trace in S4 (#4465)
Ilya (1):
drm/amd/display: Fix possible infinite loop in DP LT fallback
Leung, Martin (2):
drm/amd/display: revert Blank eDP on disable/enable drv
Prepare for new interfaces
Nicholas Kazlauskas (1):
drm/amd/display: Pass the new context into disable OTG WA
hengzhou (1):
drm/amd/display: Wait DMCUB to idle state before reset.
.../gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c | 2 +
.../display/dc/clk_mgr/dcn31/dcn31_clk_mgr.c | 19 ++-
.../display/dc/clk_mgr/dcn31/dcn31_clk_mgr.h | 2 +
.../dc/clk_mgr/dcn315/dcn315_clk_mgr.c | 13 +-
.../dc/clk_mgr/dcn316/dcn316_clk_mgr.c | 11 +-
drivers/gpu/drm/amd/display/dc/core/dc_link.c | 17 +-
.../gpu/drm/amd/display/dc/core/dc_link_dp.c | 158 +++++++++---------
drivers/gpu/drm/amd/display/dc/dc.h | 6 +-
.../display/dc/dce110/dce110_hw_sequencer.c | 23 ++-
.../gpu/drm/amd/display/dc/dcn31/dcn31_dccg.c | 79 ++++-----
.../gpu/drm/amd/display/dc/dcn31/dcn31_dccg.h | 2 +-
.../gpu/drm/amd/display/dc/inc/hw/clk_mgr.h | 1 +
drivers/gpu/drm/amd/display/dc/inc/hw/dccg.h | 20 ++-
drivers/gpu/drm/amd/display/dc/inc/hw/mpc.h | 5 +
.../amd/display/dc/inc/hw_sequencer_private.h | 2 +
.../amd/display/dc/link/link_hwss_hpo_dp.c | 19 ++-
.../gpu/drm/amd/display/dmub/src/dmub_dcn31.c | 11 +-
.../gpu/drm/amd/display/dmub/src/dmub_dcn31.h | 3 +-
.../amd/display/include/ddc_service_types.h | 2 +
19 files changed, 233 insertions(+), 162 deletions(-)
--
2.25.1
More information about the amd-gfx
mailing list