[PATCH 00/14] DC Patches December 5 2022
Stylon Wang
stylon.wang at amd.com
Wed Nov 30 06:36:13 UTC 2022
This DC patchset brings improvements in multiple areas. In summary, we have:
* Improvements on PSR-SU
* Improvements and fixes on DML calculation
* Fix on Dynamic Refresh Rate for DCN 3.1.4
* Fix on DC commit streams
* Fix on DDC GPIO pin
* Fix on Sub-ViewPort
* Fix on DSC
* Enable DP HDMI 2.1 PCON
* Fix on seamless boot
* Fix on OTG programming
* Fix on DTB clock
Cc: Daniel Wheeler <daniel.wheeler at amd.com>
Alvin Lee (1):
drm/amd/display: Ensure commit_streams returns the DC return code
Aric Cyr (1):
drm/amd/display: 3.2.215
Aurabindo Pillai (1):
drm/amd/display: trigger timing sync only if TG is running
Charlene Liu (1):
drm/amd/display: correct static_screen_event_mask
Chris Park (1):
drm/amd/display: Remove DTB DTO on CLK update
David Galiffi (1):
drm/amd/display: Enable dp_hdmi21_pcon support
Dillon Varone (3):
drm/amd/display: Disable uclk pstate for subvp pipes
drm/amd/display: Bypass DET swath fill check for max clocks
drm/amd/display: set optimized required for comp buf changes
Dmytro Laktyushkin (1):
drm/amd/display: prevent seamless boot on displays that don't have the
preferred dig
Michael Strauss (1):
drm/amd/display: Fix DCN2.1 default DSC clocks
Nicholas Kazlauskas (1):
drm/amd/display: Add debug option to skip PSR CRTC disable
Paul Hsieh (1):
drm/amd/display: read invalid ddc pin status cause engine busy
Zhongwei (1):
drm/amd/display: correct DML calc error of UrgentLatency
.../display/dc/clk_mgr/dcn32/dcn32_clk_mgr.c | 37 -----------------
drivers/gpu/drm/amd/display/dc/core/dc.c | 5 ++-
drivers/gpu/drm/amd/display/dc/core/dc_link.c | 2 +-
drivers/gpu/drm/amd/display/dc/dc.h | 3 +-
.../amd/display/dc/dcn10/dcn10_hw_sequencer.c | 6 +++
.../drm/amd/display/dc/dcn20/dcn20_hwseq.c | 7 +++-
.../amd/display/dc/dcn301/dcn301_resource.c | 2 +
.../amd/display/dc/dcn302/dcn302_resource.c | 2 +
.../amd/display/dc/dcn303/dcn303_resource.c | 2 +
.../drm/amd/display/dc/dcn31/dcn31_hwseq.c | 40 +++++++++++++++++++
.../drm/amd/display/dc/dcn31/dcn31_hwseq.h | 4 ++
.../gpu/drm/amd/display/dc/dcn31/dcn31_init.c | 4 +-
.../gpu/drm/amd/display/dc/dcn31/dcn31_optc.c | 29 +++++++++++++-
.../gpu/drm/amd/display/dc/dcn31/dcn31_optc.h | 5 ++-
.../drm/amd/display/dc/dcn314/dcn314_init.c | 4 +-
.../drm/amd/display/dc/dcn314/dcn314_optc.c | 2 +-
.../amd/display/dc/dcn314/dcn314_resource.c | 1 +
.../drm/amd/display/dc/dcn32/dcn32_hwseq.c | 10 ++---
.../amd/display/dc/dcn321/dcn321_resource.c | 2 +-
.../drm/amd/display/dc/dml/dcn20/dcn20_fpu.c | 6 +--
.../dc/dml/dcn30/display_mode_vba_30.c | 2 +-
.../dc/dml/dcn31/display_mode_vba_31.c | 2 +-
.../dc/dml/dcn314/display_mode_vba_314.c | 2 +-
.../dc/dml/dcn32/display_mode_vba_32.c | 3 +-
.../display/dc/gpio/dcn32/hw_factory_dcn32.c | 4 +-
25 files changed, 122 insertions(+), 64 deletions(-)
--
2.25.1
More information about the amd-gfx
mailing list