[PATCH v2 10/14] riscv: Add support for kernel-mode FPU

Christoph Hellwig hch at lst.de
Thu Dec 28 06:20:04 UTC 2023


On Wed, Dec 27, 2023 at 05:42:00PM -0800, Samuel Holland wrote:
> This is motivated by the amdgpu DRM driver, which needs floating-point
> code to support recent hardware. That code is not performance-critical,
> so only provide a minimal non-preemptible implementation for now.
> 
> Signed-off-by: Samuel Holland <samuel.holland at sifive.com>

Looks good:

Reviewed-by: Christoph Hellwig <hch at lst.de>


More information about the amd-gfx mailing list