[PATCH] drm/amdgpu: Skip access gfx11 golden registers under SRIOV
Yin, ZhenGuo (Chris)
zhengyin at amd.com
Mon Nov 27 02:42:35 UTC 2023
Add potential reviewers.
On 11/23/2023 4:57 PM, ZhenGuo Yin wrote:
> [Why]
> Golden registers are PF-only registers on gfx11.
> RLCG interface will return "out-of-range" under SRIOV VF.
>
> [How]
> Skip access gfx11 golden registers under SRIOV.
>
> Signed-off-by: ZhenGuo Yin <zhenguo.yin at amd.com>
> ---
> drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c | 3 +++
> 1 file changed, 3 insertions(+)
>
> diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c b/drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c
> index 8ed4a6fb147a..288e926e5cd4 100644
> --- a/drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c
> +++ b/drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c
> @@ -293,6 +293,9 @@ static void gfx_v11_0_set_kiq_pm4_funcs(struct amdgpu_device *adev)
>
> static void gfx_v11_0_init_golden_registers(struct amdgpu_device *adev)
> {
> + if (amdgpu_sriov_vf(adev))
> + return;
> +
> switch (amdgpu_ip_version(adev, GC_HWIP, 0)) {
> case IP_VERSION(11, 0, 1):
> case IP_VERSION(11, 0, 4):
More information about the amd-gfx
mailing list