[PATCH v2] drm/amdgpu/mes: refine for maximum packet execution v2

Alex Deucher alexdeucher at gmail.com
Wed Aug 7 13:48:40 UTC 2024


On Wed, Aug 7, 2024 at 6:26 AM Jack Xiao <Jack.Xiao at amd.com> wrote:
>
> Set sched_hw_submission=8 for mes maximum packet execution.
>
> v2. Only set sched_hw_submission.
>
> Signed-off-by: Jack Xiao <Jack.Xiao at amd.com>

Reviewed-by: Alex Deucher <alexander.deucher at amd.com>

> ---
>  drivers/gpu/drm/amd/amdgpu/amdgpu_ring.c | 2 ++
>  1 file changed, 2 insertions(+)
>
> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_ring.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_ring.c
> index afcfcb786eda..ae9567c51490 100644
> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_ring.c
> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_ring.c
> @@ -212,6 +212,8 @@ int amdgpu_ring_init(struct amdgpu_device *adev, struct amdgpu_ring *ring,
>          */
>         if (ring->funcs->type == AMDGPU_RING_TYPE_KIQ)
>                 sched_hw_submission = max(sched_hw_submission, 256);
> +       if (ring->funcs->type == AMDGPU_RING_TYPE_MES)
> +               sched_hw_submission = 8;
>         else if (ring == &adev->sdma.instance[0].page)
>                 sched_hw_submission = 256;
>
> --
> 2.41.0
>


More information about the amd-gfx mailing list