[PATCH v2 5/7] drm/amdgpu: Modify the MES process va end limit
Christian König
christian.koenig at amd.com
Fri Dec 13 10:44:03 UTC 2024
Am 12.12.24 um 15:25 schrieb Arunpravin Paneer Selvam:
> From: Christian König <christian.koenig at amd.com>
>
> Modify the MES process va end limit to max pfn.
>
> Signed-off-by: Christian König <christian.koenig at amd.com>
> Signed-off-by: Arunpravin Paneer Selvam <Arunpravin.PaneerSelvam at amd.com>
Reviewed-by: Christian König <christian.koenig at amd.com>
> ---
> drivers/gpu/drm/amd/amdgpu/amdgpu_mes.c | 3 +--
> drivers/gpu/drm/amd/amdgpu/amdgpu_umsch_mm.c | 2 +-
> drivers/gpu/drm/amd/amdgpu/mes_userqueue.c | 2 +-
> 3 files changed, 3 insertions(+), 4 deletions(-)
>
> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_mes.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_mes.c
> index bb946fa1e912..cee38bb6cfaf 100644
> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_mes.c
> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_mes.c
> @@ -662,8 +662,7 @@ int amdgpu_mes_add_hw_queue(struct amdgpu_device *adev, int gang_id,
> adev->gmc.vram_start;
>
> queue_input.process_va_start = 0;
> - queue_input.process_va_end =
> - (adev->vm_manager.max_pfn - 1) << AMDGPU_GPU_PAGE_SHIFT;
> + queue_input.process_va_end = adev->vm_manager.max_pfn - 1;
> queue_input.process_quantum = gang->process->process_quantum;
> queue_input.process_context_addr = gang->process->proc_ctx_gpu_addr;
> queue_input.gang_quantum = gang->gang_quantum;
> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_umsch_mm.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_umsch_mm.c
> index dde15c6a96e1..ba550c7e2118 100644
> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_umsch_mm.c
> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_umsch_mm.c
> @@ -219,7 +219,7 @@ static int add_test_queue(struct amdgpu_device *adev,
> queue_input.page_table_base_addr = amdgpu_gmc_pd_addr(test->vm->root.bo);
>
> queue_input.process_va_start = 0;
> - queue_input.process_va_end = (adev->vm_manager.max_pfn - 1) << AMDGPU_GPU_PAGE_SHIFT;
> + queue_input.process_va_end = adev->vm_manager.max_pfn - 1;
>
> queue_input.process_quantum = 100000; /* 10ms */
> queue_input.process_csa_addr = test->ctx_data_gpu_addr +
> diff --git a/drivers/gpu/drm/amd/amdgpu/mes_userqueue.c b/drivers/gpu/drm/amd/amdgpu/mes_userqueue.c
> index 1dde099382ea..9a6a5553bbc3 100644
> --- a/drivers/gpu/drm/amd/amdgpu/mes_userqueue.c
> +++ b/drivers/gpu/drm/amd/amdgpu/mes_userqueue.c
> @@ -109,7 +109,7 @@ static int mes_userq_map(struct amdgpu_userq_mgr *uq_mgr,
> memset(&queue_input, 0x0, sizeof(struct mes_add_queue_input));
>
> queue_input.process_va_start = 0;
> - queue_input.process_va_end = (adev->vm_manager.max_pfn - 1) << AMDGPU_GPU_PAGE_SHIFT;
> + queue_input.process_va_end = adev->vm_manager.max_pfn - 1;
>
> /* set process quantum to 10 ms and gang quantum to 1 ms as default */
> queue_input.process_quantum = 100000;
More information about the amd-gfx
mailing list