[PATCH 4/7] drm/amd/display: Fix hdcp_psp.h codestyle

Alex Deucher alexdeucher at gmail.com
Wed Jan 3 14:34:49 UTC 2024


Applied.  Thanks!

On Fri, Dec 29, 2023 at 12:43 PM Marcelo Mendes Spessoto Junior
<marcelomspessoto at gmail.com> wrote:
>
> Fix identation inside enum and place expressions in define macros inside
> () for hdcp_psp.h file
>
> Signed-off-by: Marcelo Mendes Spessoto Junior <marcelomspessoto at gmail.com>
> ---
>  drivers/gpu/drm/amd/display/modules/hdcp/hdcp_psp.h | 10 +++++-----
>  1 file changed, 5 insertions(+), 5 deletions(-)
>
> diff --git a/drivers/gpu/drm/amd/display/modules/hdcp/hdcp_psp.h b/drivers/gpu/drm/amd/display/modules/hdcp/hdcp_psp.h
> index 5b71bc96b..7844ea916 100644
> --- a/drivers/gpu/drm/amd/display/modules/hdcp/hdcp_psp.h
> +++ b/drivers/gpu/drm/amd/display/modules/hdcp/hdcp_psp.h
> @@ -98,9 +98,9 @@ enum ta_dtm_encoder_type {
>   * This enum defines software value for dio_output_type
>   */
>  typedef enum {
> -    TA_DTM_DIO_OUTPUT_TYPE__INVALID,
> -    TA_DTM_DIO_OUTPUT_TYPE__DIRECT,
> -    TA_DTM_DIO_OUTPUT_TYPE__DPIA
> +       TA_DTM_DIO_OUTPUT_TYPE__INVALID,
> +       TA_DTM_DIO_OUTPUT_TYPE__DIRECT,
> +       TA_DTM_DIO_OUTPUT_TYPE__DPIA
>  } ta_dtm_dio_output_type;
>
>  struct ta_dtm_topology_update_input_v3 {
> @@ -237,11 +237,11 @@ enum ta_hdcp2_hdcp2_msg_id_max_size {
>  #define TA_HDCP__HDCP1_KSV_LIST_MAX_ENTRIES 127
>  #define TA_HDCP__HDCP1_V_PRIME_SIZE 20
>  #define TA_HDCP__HDCP2_TX_BUF_MAX_SIZE                                                                                 \
> -       TA_HDCP_HDCP2_MSG_ID_MAX_SIZE__AKE_NO_STORED_KM + TA_HDCP_HDCP2_MSG_ID_MAX_SIZE__AKE_STORED_KM + 6
> +       (TA_HDCP_HDCP2_MSG_ID_MAX_SIZE__AKE_NO_STORED_KM + TA_HDCP_HDCP2_MSG_ID_MAX_SIZE__AKE_STORED_KM + 6)
>
>  // 64 bits boundaries
>  #define TA_HDCP__HDCP2_RX_BUF_MAX_SIZE                                                                                 \
> -       TA_HDCP_HDCP2_MSG_ID_MAX_SIZE__AKE_SEND_CERT + TA_HDCP_HDCP2_MSG_ID_MAX_SIZE__AKE_RECEIVER_INFO + 4
> +       (TA_HDCP_HDCP2_MSG_ID_MAX_SIZE__AKE_SEND_CERT + TA_HDCP_HDCP2_MSG_ID_MAX_SIZE__AKE_RECEIVER_INFO + 4)
>
>  enum ta_hdcp_status {
>         TA_HDCP_STATUS__SUCCESS = 0x00,
> --
> 2.39.2
>


More information about the amd-gfx mailing list