[PATCH v1 5/5] drm/amdgpu: add print support for sdma_v_5_0 ip_dump
Alex Deucher
alexdeucher at gmail.com
Tue Jul 16 12:39:34 UTC 2024
Series is:
Reviewed-by: Alex Deucher <alexander.deucher at amd.com>
On Tue, Jul 16, 2024 at 7:20 AM Sunil Khatri <sunil.khatri at amd.com> wrote:
>
> Add support for ip dump for sdma_v_5_0 in devcoredump.
>
> Signed-off-by: Sunil Khatri <sunil.khatri at amd.com>
> ---
> drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c | 22 ++++++++++++++++++++++
> 1 file changed, 22 insertions(+)
>
> diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c b/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
> index cb324a90b310..d5f0dc132a47 100644
> --- a/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
> +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v5_0.c
> @@ -1778,6 +1778,27 @@ static void sdma_v5_0_get_clockgating_state(void *handle, u64 *flags)
> *flags |= AMD_CG_SUPPORT_SDMA_LS;
> }
>
> +static void sdma_v5_0_print_ip_state(void *handle, struct drm_printer *p)
> +{
> + struct amdgpu_device *adev = (struct amdgpu_device *)handle;
> + int i, j;
> + uint32_t reg_count = ARRAY_SIZE(sdma_reg_list_5_0);
> + uint32_t instance_offset;
> +
> + if (!adev->sdma.ip_dump)
> + return;
> +
> + drm_printf(p, "num_instances:%d\n", adev->sdma.num_instances);
> + for (i = 0; i < adev->sdma.num_instances; i++) {
> + instance_offset = i * reg_count;
> + drm_printf(p, "\nInstance:%d\n", i);
> +
> + for (j = 0; j < reg_count; j++)
> + drm_printf(p, "%-50s \t 0x%08x\n", sdma_reg_list_5_0[j].reg_name,
> + adev->sdma.ip_dump[instance_offset + j]);
> + }
> +}
> +
> static void sdma_v5_0_dump_ip_state(void *handle)
> {
> struct amdgpu_device *adev = (struct amdgpu_device *)handle;
> @@ -1816,6 +1837,7 @@ const struct amd_ip_funcs sdma_v5_0_ip_funcs = {
> .set_powergating_state = sdma_v5_0_set_powergating_state,
> .get_clockgating_state = sdma_v5_0_get_clockgating_state,
> .dump_ip_state = sdma_v5_0_dump_ip_state,
> + .print_ip_state = sdma_v5_0_print_ip_state,
> };
>
> static const struct amdgpu_ring_funcs sdma_v5_0_ring_funcs = {
> --
> 2.34.1
>
More information about the amd-gfx
mailing list