[PATCH] drm/amdgpu/pm: update documentation on memory clock
Feng, Kenneth
Kenneth.Feng at amd.com
Fri Jul 26 03:11:26 UTC 2024
[AMD Official Use Only - AMD Internal Distribution Only]
Hi Alex,
I know that G6 MCLK = 2*UCLK.
May I know how did you get the data that effective_memory_clock = memory_controller_clock * 1?
Thanks.
-----Original Message-----
From: amd-gfx <amd-gfx-bounces at lists.freedesktop.org> On Behalf Of Alex Deucher
Sent: Friday, July 26, 2024 5:41 AM
To: Deucher, Alexander <Alexander.Deucher at amd.com>
Cc: amd-gfx at lists.freedesktop.org
Subject: Re: [PATCH] drm/amdgpu/pm: update documentation on memory clock
Caution: This message originated from an External Source. Use proper caution when opening attachments, clicking links, or responding.
Ping?
On Thu, May 2, 2024 at 5:07 PM Alex Deucher <alexander.deucher at amd.com> wrote:
>
> Update documentation for RDNA3 dGPUs.
>
> Signed-off-by: Alex Deucher <alexander.deucher at amd.com>
> ---
> drivers/gpu/drm/amd/pm/amdgpu_pm.c | 6 ++++++
> 1 file changed, 6 insertions(+)
>
> diff --git a/drivers/gpu/drm/amd/pm/amdgpu_pm.c b/drivers/gpu/drm/amd/pm/amdgpu_pm.c
> index ec9058c80647a..9ad114e695e5d 100644
> --- a/drivers/gpu/drm/amd/pm/amdgpu_pm.c
> +++ b/drivers/gpu/drm/amd/pm/amdgpu_pm.c
> @@ -610,12 +610,18 @@ static ssize_t amdgpu_set_pp_table(struct device *dev,
> *
> * Clock conversion (Mhz):
> *
> + * Pre-RDNA3 GPUs:
> + *
> * HBM: effective_memory_clock = memory_controller_clock * 1
> *
> * G5: effective_memory_clock = memory_controller_clock * 1
> *
> * G6: effective_memory_clock = memory_controller_clock * 2
> *
> + * RDNA3 GPUs:
> + *
> + * G6: effective_memory_clock = memory_controller_clock * 1
> + *
> * DRAM data rate (MT/s):
> *
> * HBM: effective_memory_clock * 2 = data_rate
> --
> 2.44.0
>
More information about the amd-gfx
mailing list