[PATCH] drm/amdgpu: Correct register used to clear fault status
Zhou1, Tao
Tao.Zhou1 at amd.com
Fri Jun 28 09:18:13 UTC 2024
[AMD Official Use Only - AMD Internal Distribution Only]
Reviewed-by: Tao Zhou <tao.zhou1 at amd.com>
> -----Original Message-----
> From: Hawking Zhang <Hawking.Zhang at amd.com>
> Sent: Friday, June 28, 2024 5:04 PM
> To: amd-gfx at lists.freedesktop.org; Zhou1, Tao <Tao.Zhou1 at amd.com>
> Cc: Zhang, Hawking <Hawking.Zhang at amd.com>
> Subject: [PATCH] drm/amdgpu: Correct register used to clear fault status
>
> Driver should write to fault_cntl registers to do one-shot address/status clear.
>
> Signed-off-by: Hawking Zhang <Hawking.Zhang at amd.com>
> ---
> drivers/gpu/drm/amd/amdgpu/mmhub_v1_8.c | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/drivers/gpu/drm/amd/amdgpu/mmhub_v1_8.c
> b/drivers/gpu/drm/amd/amdgpu/mmhub_v1_8.c
> index 8d7267a013d2..621761a17ac7 100644
> --- a/drivers/gpu/drm/amd/amdgpu/mmhub_v1_8.c
> +++ b/drivers/gpu/drm/amd/amdgpu/mmhub_v1_8.c
> @@ -569,7 +569,7 @@ static bool
> mmhub_v1_8_query_utcl2_poison_status(struct amdgpu_device *adev,
> if (!amdgpu_sriov_vf(adev)) {
> /* clear page fault status and address */
> WREG32_P(SOC15_REG_OFFSET(MMHUB, hub_inst,
> - regVM_L2_PROTECTION_FAULT_STATUS), 1, ~1);
> + regVM_L2_PROTECTION_FAULT_CNTL), 1, ~1);
> }
>
> return fed;
> --
> 2.17.1
More information about the amd-gfx
mailing list