[PATCH 3/3] drm/amdgpu: Do not set power brake sequence for Aldebaran SRIOV
Victor Lu
victorchengchi.lu at amd.com
Fri Feb 14 00:13:48 UTC 2025
Aldebaran SRIOV VF cannot access the power brake feature regs.
The accesses can be skipped to avoid a dmesg warning.
Signed-off-by: Victor Lu <victorchengchi.lu at amd.com>
---
drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c b/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
index 569a76835918..31b378eb5318 100644
--- a/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
+++ b/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
@@ -4044,7 +4044,8 @@ static int gfx_v9_0_hw_init(struct amdgpu_ip_block *ip_block)
if (r)
return r;
- if (amdgpu_ip_version(adev, GC_HWIP, 0) == IP_VERSION(9, 4, 2))
+ if (amdgpu_ip_version(adev, GC_HWIP, 0) == IP_VERSION(9, 4, 2) &&
+ !(amdgpu_sriov_vf(adev) && (adev->asic_type == CHIP_ALDEBARAN)))
gfx_v9_4_2_set_power_brake_sequence(adev);
return r;
--
2.34.1
More information about the amd-gfx
mailing list