[PATCH 00/24] DC Patches Jan 13 2025

Tom Chung chiahsuan.chung at amd.com
Tue Jan 7 15:28:31 UTC 2025


This DC patchset brings improvements in multiple areas. In summary, we highlight:

- Add some feature for secure display
- Add replay desync error count tracking and reset
- Update chip_cap defines and usage
- Remove unnecessary eDP power down
- Fix some stuttering/corruption issue on PSR panel
- Cleanup and refactoring DML2.1

Cc: Daniel Wheeler <daniel.wheeler at amd.com>


Alex Hung (1):
  drm/amd/display: Initialize denominator defaults to 1

Austin Zheng (1):
  drm/amd/display: Apply DML21 Patches

Charlene Liu (1):
  drm/amd/display: avoid reset DTBCLK at clock init

Dennis Chan (1):
  drm/amd/display: Revised for Replay Pseudo vblank control

Dillon Varone (1):
  drm/amd/display: Add SMU interface to get UMC count for dcn401

Gabe Teeger (1):
  drm/amd/display: Limit Scaling Ratio on DCN3.01

Jack Chang (1):
  drm/amd/display: Add replay desync error count tracking and reset
    functionality

Karthi Kandasamy (1):
  drm/amd/display: Remove unused read_ono_state function from Hwss
    module

Leo Li (2):
  drm/amd/display: Do not wait for PSR disable on vbl enable
  drm/amd/display: Do not elevate mem_type change to full update

Michael Strauss (1):
  drm/amd/display: Update chip_cap defines and usage

Nicholas Susanto (1):
  Revert "drm/amd/display: Enable urgent latency adjustments for DCN35"

Peichen Huang (1):
  drm/amd/display: improve dpia pre-train

Rafal Ostrowski (1):
  drm/amd/display: DML2.1 Post-Si Cleanup

Robin Chen (1):
  drm/amd/display: Add a new flag for replay low hz

Ryan Seto (1):
  drm/amd/display: 3.2.316

Sung Lee (1):
  drm/amd/display: Log Hard Min Clocks and Phantom Pipe Status

Taimur Hassan (1):
  drm/amd/display: [FW Promotion] Release 0.0.248.0

Tom Chung (1):
  drm/amd/display: Use HW lock mgr for PSR1

Wayne Lin (4):
  drm/amd/display: Validate mdoe under MST LCT=1 case as well
  drm/amd/display: Reduce accessing remote DPCD overhead
  drm/amd/display: Add support to configure CRC window on specific CRC
    instance
  drm/amd/display: Extend secure display to support DisplayCRC mode

Yiling Chen (1):
  drm/amd/display: Remove unnecessary eDP power down

 .../gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c |  33 +-
 .../gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.h |   2 +
 .../drm/amd/display/amdgpu_dm/amdgpu_dm_crc.c |  83 +-
 .../drm/amd/display/amdgpu_dm/amdgpu_dm_crc.h |   9 +
 .../amd/display/amdgpu_dm/amdgpu_dm_crtc.c    |   2 +-
 .../amd/display/amdgpu_dm/amdgpu_dm_debugfs.c |   2 +-
 .../display/amdgpu_dm/amdgpu_dm_mst_types.c   |  48 +-
 .../drm/amd/display/amdgpu_dm/amdgpu_dm_psr.c |  35 +-
 .../drm/amd/display/amdgpu_dm/amdgpu_dm_psr.h |   3 +-
 .../drm/amd/display/dc/bios/bios_parser2.c    |   9 +-
 .../display/dc/clk_mgr/dcn35/dcn35_clk_mgr.c  |  18 +-
 .../amd/display/dc/clk_mgr/dcn401/dalsmc.h    |   4 +-
 .../dc/clk_mgr/dcn401/dcn401_clk_mgr.c        |  25 +
 .../clk_mgr/dcn401/dcn401_clk_mgr_smu_msg.c   |  14 +
 .../clk_mgr/dcn401/dcn401_clk_mgr_smu_msg.h   |   1 +
 drivers/gpu/drm/amd/display/dc/core/dc.c      |  33 +-
 .../gpu/drm/amd/display/dc/core/dc_resource.c |  16 +-
 drivers/gpu/drm/amd/display/dc/dc.h           |   2 +-
 drivers/gpu/drm/amd/display/dc/dc_stream.h    |   4 +-
 drivers/gpu/drm/amd/display/dc/dc_types.h     |   8 +-
 .../drm/amd/display/dc/dce/dmub_hw_lock_mgr.c |   3 +-
 .../dc/dce110/dce110_timing_generator.c       | 169 ++--
 .../dc/dce120/dce120_timing_generator.c       |  90 +-
 .../dc/dio/dcn31/dcn31_dio_link_encoder.c     |   5 +-
 .../drm/amd/display/dc/dml/dcn35/dcn35_fpu.c  |   4 +-
 .../dc/dml2/dml21/dml21_translation_helper.c  |  86 +-
 .../dc/dml2/dml21/dml21_translation_helper.h  |   2 -
 .../amd/display/dc/dml2/dml21/dml21_utils.c   | 129 +--
 .../amd/display/dc/dml2/dml21/dml21_utils.h   |   8 +-
 .../amd/display/dc/dml2/dml21/dml21_wrapper.c |   8 -
 .../dml21/inc/bounding_boxes/dcn3_soc_bb.h    | 401 ---------
 .../src/dml2_core/dml2_core_dcn4_calcs.c      | 111 ++-
 .../src/dml2_core/dml2_core_shared_types.h    |   6 +-
 .../dml21/src/dml2_core/dml2_core_utils.c     |   2 +-
 .../dml2/dml21/src/dml2_pmo/dml2_pmo_dcn3.c   |   6 +-
 .../dml21/src/dml2_pmo/dml2_pmo_dcn4_fams2.c  |  10 +-
 .../dml21/src/dml2_top/dml2_top_interfaces.c  |   1 -
 .../dml2/dml21/src/dml2_top/dml2_top_legacy.c |   6 +
 .../dml2/dml21/src/dml2_top/dml2_top_soc15.c  |   1 +
 .../dml2/dml21/src/dml2_top/dml2_top_soc15.h  |   1 +
 .../src/inc/dml2_internal_shared_types.h      |   2 -
 .../drm/amd/display/dc/dml2/dml2_wrapper.c    |  14 +-
 .../amd/display/dc/hubp/dcn401/dcn401_hubp.c  |  92 +-
 .../amd/display/dc/hubp/dcn401/dcn401_hubp.h  |  35 +-
 .../amd/display/dc/hwss/dcn20/dcn20_hwseq.c   | 257 +++---
 .../amd/display/dc/hwss/dcn20/dcn20_hwseq.h   |  17 +-
 .../amd/display/dc/hwss/dcn32/dcn32_hwseq.c   |  12 +-
 .../amd/display/dc/hwss/dcn35/dcn35_init.c    |   4 +
 .../amd/display/dc/hwss/dcn401/dcn401_hwseq.c | 831 ++++++++++++++++--
 .../amd/display/dc/hwss/dcn401/dcn401_hwseq.h |  11 +-
 .../amd/display/dc/hwss/dcn401/dcn401_init.c  |  10 +-
 .../drm/amd/display/dc/hwss/hw_sequencer.h    |  12 +
 .../gpu/drm/amd/display/dc/inc/core_types.h   |   2 +
 .../gpu/drm/amd/display/dc/inc/hw/clk_mgr.h   |   3 +
 drivers/gpu/drm/amd/display/dc/inc/hw/hubp.h  |  11 +
 .../amd/display/dc/inc/hw/timing_generator.h  |   3 +
 .../display/dc/link/accessories/link_dp_cts.c |   4 +-
 .../hwss/link_hwss_dio_fixed_vs_pe_retimer.c  |   2 +-
 .../gpu/drm/amd/display/dc/link/link_dpms.c   |  23 +-
 .../drm/amd/display/dc/link/link_factory.c    |   2 +-
 .../amd/display/dc/link/protocols/link_ddc.c  |   2 +-
 .../dc/link/protocols/link_dp_capability.c    |  10 +-
 .../dc/link/protocols/link_dp_irq_handler.c   |   3 +
 .../display/dc/link/protocols/link_dp_phy.c   |   2 +-
 .../dc/link/protocols/link_dp_training.c      |   4 +-
 .../amd/display/dc/optc/dcn10/dcn10_optc.c    |  87 +-
 .../amd/display/dc/optc/dcn35/dcn35_optc.c    | 101 ++-
 .../dc/resource/dcn10/dcn10_resource.c        |   8 +-
 .../dc/resource/dcn10/dcn10_resource.h        |   1 +
 .../dc/resource/dcn20/dcn20_resource.c        |   3 +-
 .../dc/resource/dcn201/dcn201_resource.c      |   3 +-
 .../dc/resource/dcn21/dcn21_resource.c        |   1 +
 .../dc/resource/dcn30/dcn30_resource.c        |   1 +
 .../dc/resource/dcn301/dcn301_resource.c      |  11 +-
 .../dc/resource/dcn302/dcn302_resource.c      |   1 +
 .../dc/resource/dcn303/dcn303_resource.c      |   1 +
 .../dc/resource/dcn31/dcn31_resource.c        |   1 +
 .../dc/resource/dcn314/dcn314_resource.c      |   1 +
 .../dc/resource/dcn315/dcn315_resource.c      |   1 +
 .../dc/resource/dcn316/dcn316_resource.c      |   1 +
 .../dc/resource/dcn32/dcn32_resource.c        |   1 +
 .../dc/resource/dcn321/dcn321_resource.c      |   1 +
 .../dc/resource/dcn35/dcn35_resource.c        |   1 +
 .../dc/resource/dcn351/dcn351_resource.c      |   1 +
 .../dc/resource/dcn401/dcn401_resource.c      |  54 +-
 .../gpu/drm/amd/display/dmub/inc/dmub_cmd.h   |  15 +-
 .../amd/display/modules/power/power_helpers.c |   9 +-
 .../amd/display/modules/power/power_helpers.h |   3 +-
 88 files changed, 1891 insertions(+), 1184 deletions(-)
 delete mode 100644 drivers/gpu/drm/amd/display/dc/dml2/dml21/inc/bounding_boxes/dcn3_soc_bb.h

-- 
2.34.1



More information about the amd-gfx mailing list